]> git.ipfire.org Git - thirdparty/u-boot.git/blame - include/configs/ge_bx50v3.h
imx: move CONFIG_VIDEO_IPUV3 to defconfigs
[thirdparty/u-boot.git] / include / configs / ge_bx50v3.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
f9162b15
AB
2/*
3 * Copyright (C) 2015 Timesys Corporation
4 * Copyright (C) 2015 General Electric Company
5 * Copyright (C) 2014 Advantech
6 * Copyright (C) 2012 Freescale Semiconductor, Inc.
7 *
8 * Configuration settings for the GE MX6Q Bx50v3 boards.
f9162b15
AB
9 */
10
11#ifndef __GE_BX50V3_CONFIG_H
12#define __GE_BX50V3_CONFIG_H
13
14#include <asm/arch/imx-regs.h>
552a848e 15#include <asm/mach-imx/gpio.h>
f9162b15 16
51a42bea 17#define CONFIG_BOARD_NAME "General Electric Bx50v3"
f9162b15
AB
18
19#define CONFIG_MXC_UART_BASE UART3_BASE
12ca05a3 20#define CONSOLE_DEV "ttymxc2"
f9162b15 21
f9162b15
AB
22#define CONFIG_SUPPORT_EMMC_BOOT
23
f9162b15
AB
24
25#include "mx6_common.h"
26#include <linux/sizes.h>
27
f9162b15
AB
28#define CONFIG_CMDLINE_TAG
29#define CONFIG_SETUP_MEMORY_TAGS
30#define CONFIG_INITRD_TAG
31#define CONFIG_REVISION_TAG
32#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
33
6d656495
MW
34#define CONFIG_WATCHDOG_TIMEOUT_MSECS 6000
35
f9162b15
AB
36#define CONFIG_MXC_UART
37
f9162b15
AB
38#define CONFIG_MXC_OCOTP
39
40/* SATA Configs */
aacc10c5 41#ifdef CONFIG_CMD_SATA
f9162b15
AB
42#define CONFIG_SYS_SATA_MAX_DEVICE 1
43#define CONFIG_DWC_AHSATA_PORT_ID 0
44#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
45#define CONFIG_LBA48
aacc10c5 46#endif
f9162b15 47
f9162b15 48/* USB Configs */
fc44902a 49#ifdef CONFIG_USB
f9162b15
AB
50#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
51#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
52#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
53#define CONFIG_MXC_USB_FLAGS 0
f9162b15 54
f9162b15 55#define CONFIG_USBD_HS
f9162b15 56#define CONFIG_USB_GADGET_MASS_STORAGE
fc44902a 57#endif
f9162b15
AB
58
59/* Networking Configs */
c26ffd9b 60#ifdef CONFIG_NET
f9162b15 61#define CONFIG_FEC_MXC
f9162b15
AB
62#define IMX_FEC_BASE ENET_BASE_ADDR
63#define CONFIG_FEC_XCV_TYPE RGMII
64#define CONFIG_ETHPRIME "FEC"
65#define CONFIG_FEC_MXC_PHYADDR 4
f9162b15 66#define CONFIG_PHY_ATHEROS
c26ffd9b 67#endif
f9162b15
AB
68
69/* Serial Flash */
f9162b15
AB
70
71/* allow to overwrite serial and ethaddr */
72#define CONFIG_ENV_OVERWRITE
f9162b15 73
f9162b15 74#define CONFIG_LOADADDR 0x12000000
f9162b15 75
b026c826
JA
76#ifdef CONFIG_NFS_CMD
77#define NETWORKBOOT \
78 "setnetworkboot=" \
79 "setenv ipaddr 172.16.2.10; setenv serverip 172.16.2.20; " \
80 "setenv gatewayip 172.16.2.20; setenv nfsserver 172.16.2.20; " \
81 "setenv netmask 255.255.255.0; setenv ethaddr ca:fe:de:ca:f0:11; " \
82 "setenv bootargs root=/dev/nfs nfsroot=${nfsserver}:/srv/nfs/,v3,tcp rw rootwait" \
83 "setenv bootargs $bootargs ip=${ipaddr}:${nfsserver}:${gatewayip}:${netmask}::eth0:off " \
84 "setenv bootargs $bootargs cma=128M bootcause=POR console=${console} ${videoargs} " \
85 "setenv bootargs $bootargs systemd.mask=helix-network-defaults.service " \
86 "setenv bootargs $bootargs watchdog.handle_boot_enabled=1\0" \
87 "networkboot=" \
88 "run setnetworkboot; " \
89 "nfs ${loadaddr} /srv/nfs/fitImage; " \
90 "bootm ${loadaddr}#conf@${confidx}\0" \
91
92#define CONFIG_NETWORKBOOTCOMMAND \
93 "run networkboot; " \
94
95#else
96#define NETWORKBOOT \
97
98#endif
99
f9162b15 100#define CONFIG_EXTRA_ENV_SETTINGS \
b026c826 101 NETWORKBOOT \
9e41b54a 102 "bootcause=POR\0" \
f07b3148 103 "image=/boot/fitImage\0" \
9e41b54a
IR
104 "fdt_high=0xffffffff\0" \
105 "dev=mmc\0" \
efc260a9 106 "devnum=2\0" \
9e41b54a
IR
107 "rootdev=mmcblk0p\0" \
108 "quiet=quiet loglevel=0\0" \
12ca05a3 109 "console=" CONSOLE_DEV "\0" \
9e41b54a
IR
110 "setargs=setenv bootargs root=/dev/${rootdev}${partnum} " \
111 "ro rootwait cma=128M " \
112 "bootcause=${bootcause} " \
886678fc 113 "${quiet} console=${console} ${rtc_status} " \
06a3e438 114 "${videoargs}" "\0" \
9e41b54a
IR
115 "doquiet=" \
116 "if ext2load ${dev} ${devnum}:5 0x7000A000 /boot/console; " \
117 "then setenv quiet; fi\0" \
118 "hasfirstboot=" \
119 "ext2load ${dev} ${devnum}:${partnum} 0x7000A000 " \
120 "/boot/bootcause/firstboot\0" \
121 "swappartitions=" \
122 "setexpr partnum 3 - ${partnum}\0" \
123 "failbootcmd=" \
6c0e6b45 124 "bx50_backlight_enable; " \
9e41b54a
IR
125 "msg=\"Monitor failed to start. Try again, or contact GE Service for support.\"; " \
126 "echo $msg; " \
127 "setenv stdout vga; " \
128 "echo \"\n\n\n\n \" $msg; " \
129 "setenv stdout serial; " \
130 "mw.b 0x7000A000 0xbc; " \
131 "mw.b 0x7000A001 0x00; " \
132 "ext4write ${dev} ${devnum}:5 0x7000A000 /boot/failures 2\0" \
133 "altbootcmd=" \
134 "run doquiet; " \
135 "setenv partnum 1; run hasfirstboot || setenv partnum 2; " \
136 "run hasfirstboot || setenv partnum 0; " \
137 "if test ${partnum} != 0; then " \
138 "setenv bootcause REVERT; " \
139 "run swappartitions loadimage doboot; " \
140 "fi; " \
141 "run failbootcmd\0" \
f9162b15
AB
142 "loadimage=" \
143 "ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
9e41b54a
IR
144 "doboot=" \
145 "echo Booting from ${dev}:${devnum}:${partnum} ...; " \
f9162b15 146 "run setargs; " \
9e41b54a
IR
147 "bootm ${loadaddr}#conf@${confidx}\0" \
148 "tryboot=" \
149 "setenv partnum 1; run hasfirstboot || setenv partnum 2; " \
150 "run loadimage || run swappartitions && run loadimage || " \
151 "setenv partnum 0 && echo MISSING IMAGE;" \
152 "run doboot; " \
153 "run failbootcmd\0" \
f9162b15 154
fc44902a 155#define CONFIG_MMCBOOTCOMMAND \
f9162b15 156 "if mmc dev ${devnum}; then " \
9e41b54a 157 "run doquiet; " \
f9162b15
AB
158 "run tryboot; " \
159 "fi; " \
fc44902a
AS
160
161#define CONFIG_USBBOOTCOMMAND \
f07b3148 162 "echo Unsupported; " \
f9162b15 163
b026c826
JA
164#ifdef CONFIG_NFS_CMD
165#define CONFIG_BOOTCOMMAND CONFIG_NETWORKBOOTCOMMAND
166#elif CONFIG_CMD_USB
fc44902a
AS
167#define CONFIG_BOOTCOMMAND CONFIG_USBBOOTCOMMAND
168#else
169#define CONFIG_BOOTCOMMAND CONFIG_MMCBOOTCOMMAND
170#endif
171
f9162b15
AB
172
173/* Miscellaneous configurable options */
f9162b15 174
f9162b15
AB
175#define CONFIG_SYS_MEMTEST_START 0x10000000
176#define CONFIG_SYS_MEMTEST_END 0x10010000
177#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
178
179#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
180
f9162b15 181/* Physical Memory Map */
f9162b15
AB
182#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
183
184#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
185#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
186#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
187
188#define CONFIG_SYS_INIT_SP_OFFSET \
189 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
190#define CONFIG_SYS_INIT_SP_ADDR \
191 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
192
e856bdcf 193/* environment organization */
f9162b15
AB
194#define CONFIG_ENV_SIZE (8 * 1024)
195#define CONFIG_ENV_OFFSET (768 * 1024)
196#define CONFIG_ENV_SECT_SIZE (64 * 1024)
f9162b15 197
f9162b15
AB
198#define CONFIG_SYS_FSL_USDHC_NUM 3
199
200/* Framebuffer */
07aa030a 201#ifdef CONFIG_VIDEO
9e41b54a 202#define CONFIG_HIDE_LOGO_VERSION
f9162b15
AB
203#define CONFIG_IMX_HDMI
204#define CONFIG_IMX_VIDEO_SKIP
9e41b54a 205#define CONFIG_CMD_BMP
07aa030a 206#endif
f9162b15 207
54971ac6
AB
208#define CONFIG_PWM_IMX
209#define CONFIG_IMX6_PWM_PER_CLK 66000000
210
3414913c
IR
211#define CONFIG_PCI
212#define CONFIG_PCI_PNP
f9162b15
AB
213#define CONFIG_PCI_SCAN_SHOW
214#define CONFIG_PCIE_IMX
215#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
216#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(1, 5)
f9162b15 217
886678fc
NH
218#define CONFIG_RTC_RX8010SJ
219#define CONFIG_SYS_RTC_BUS_NUM 2
220#define CONFIG_SYS_I2C_RTC_ADDR 0x32
221
f9162b15 222/* I2C Configs */
f9162b15
AB
223#define CONFIG_SYS_I2C
224#define CONFIG_SYS_I2C_MXC
225#define CONFIG_SYS_I2C_SPEED 100000
226#define CONFIG_SYS_I2C_MXC_I2C1
227#define CONFIG_SYS_I2C_MXC_I2C2
228#define CONFIG_SYS_I2C_MXC_I2C3
229
87da89e8 230#define CONFIG_SYS_NUM_I2C_BUSES 11
be2808c3
IR
231#define CONFIG_SYS_I2C_MAX_HOPS 1
232#define CONFIG_SYS_I2C_BUSES { {0, {I2C_NULL_HOP} }, \
87da89e8
MW
233 {1, {I2C_NULL_HOP} }, \
234 {2, {I2C_NULL_HOP} }, \
be2808c3
IR
235 {0, {{I2C_MUX_PCA9547, 0x70, 0} } }, \
236 {0, {{I2C_MUX_PCA9547, 0x70, 1} } }, \
237 {0, {{I2C_MUX_PCA9547, 0x70, 2} } }, \
238 {0, {{I2C_MUX_PCA9547, 0x70, 3} } }, \
239 {0, {{I2C_MUX_PCA9547, 0x70, 4} } }, \
240 {0, {{I2C_MUX_PCA9547, 0x70, 5} } }, \
241 {0, {{I2C_MUX_PCA9547, 0x70, 6} } }, \
242 {0, {{I2C_MUX_PCA9547, 0x70, 7} } }, \
243 }
244
245#define CONFIG_BCH
246
f9162b15 247#endif /* __GE_BX50V3_CONFIG_H */