]>
Commit | Line | Data |
---|---|---|
823edd8a DH |
1 | /* Configuration header file for LEON3 GRSIM, trying to be similar |
2 | * to Gaisler's GR-XC3S-1500 board. | |
3 | * | |
4 | * (C) Copyright 2003-2005 | |
5 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
6 | * | |
7 | * (C) Copyright 2007 | |
8 | * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com. | |
9 | * | |
3765b3e7 | 10 | * SPDX-License-Identifier: GPL-2.0+ |
823edd8a DH |
11 | */ |
12 | ||
13 | #ifndef __CONFIG_H__ | |
14 | #define __CONFIG_H__ | |
15 | ||
4c547754 | 16 | #define CONFIG_DISPLAY_BOARDINFO |
a62bba15 | 17 | |
823edd8a DH |
18 | /* |
19 | * High Level Configuration Options | |
20 | * (easy to change) | |
21 | * | |
22 | * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1. | |
23 | * | |
b6b280ce FR |
24 | * TSIM command: |
25 | * $ tsim-leon3 -sdram 32768 -ram 4096 -rom 2048 -mmu -cas | |
823edd8a | 26 | * |
b6b280ce FR |
27 | * In the evaluation version of TSIM, the -sdram/-ram/-rom arguments are |
28 | * hard-coded to these values and need not be specified. (see below) | |
29 | * | |
30 | * Get TSIM from http://www.gaisler.com/index.php/downloads/simulators | |
823edd8a DH |
31 | */ |
32 | ||
823edd8a DH |
33 | #define CONFIG_GRSIM 0 /* ... not running on GRSIM */ |
34 | #define CONFIG_TSIM 1 /* ... running on TSIM */ | |
35 | ||
36 | /* CPU / AMBA BUS configuration */ | |
53677ef1 | 37 | #define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */ |
823edd8a | 38 | |
823edd8a DH |
39 | /* |
40 | * Serial console configuration | |
41 | */ | |
42 | #define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */ | |
6d0f6bcf | 43 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } |
823edd8a DH |
44 | |
45 | /* Partitions */ | |
46 | #define CONFIG_DOS_PARTITION | |
47 | #define CONFIG_MAC_PARTITION | |
48 | #define CONFIG_ISO_PARTITION | |
49 | ||
50 | /* | |
51 | * Supported commands | |
52 | */ | |
823edd8a | 53 | #define CONFIG_CMD_DIAG |
64e809af | 54 | #define CONFIG_CMD_FPGA_LOADMK |
823edd8a | 55 | #define CONFIG_CMD_IRQ |
823edd8a | 56 | #define CONFIG_CMD_REGINFO |
823edd8a DH |
57 | |
58 | /* | |
59 | * Autobooting | |
60 | */ | |
823edd8a DH |
61 | |
62 | #define CONFIG_PREBOOT "echo;" \ | |
63 | "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \ | |
64 | "echo" | |
65 | ||
66 | #undef CONFIG_BOOTARGS | |
823edd8a DH |
67 | |
68 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
69 | "netdev=eth0\0" \ | |
70 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
71 | "nfsroot=${serverip}:${rootpath}\0" \ | |
72 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
73 | "addip=setenv bootargs ${bootargs} " \ | |
74 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
75 | ":${hostname}:${netdev}:off panic=1\0" \ | |
76 | "flash_nfs=run nfsargs addip;" \ | |
77 | "bootm ${kernel_addr}\0" \ | |
78 | "flash_self=run ramargs addip;" \ | |
79 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ | |
80 | "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \ | |
81 | "rootpath=/export/roofs\0" \ | |
82 | "scratch=40000000\0" \ | |
3a2b9f28 | 83 | "getkernel=tftpboot $(scratch) $(bootfile)\0" \ |
823edd8a DH |
84 | "bootargs=console=ttyS0,38400" \ |
85 | "" | |
86 | #define CONFIG_NETMASK 255.255.255.0 | |
87 | #define CONFIG_GATEWAYIP 192.168.0.1 | |
88 | #define CONFIG_SERVERIP 192.168.0.81 | |
89 | #define CONFIG_IPADDR 192.168.0.80 | |
8b3637c6 | 90 | #define CONFIG_ROOTPATH "/export/rootfs" |
823edd8a | 91 | #define CONFIG_HOSTNAME grxc3s1500 |
b3f44c21 | 92 | #define CONFIG_BOOTFILE "/uImage" |
823edd8a DH |
93 | |
94 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
95 | ||
96 | /* Memory MAP | |
97 | * | |
98 | * Flash: | |
99 | * |--------------------------------| | |
100 | * | 0x00000000 Text & Data & BSS | * | |
101 | * | for Monitor | * | |
102 | * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| * | |
103 | * | UNUSED / Growth | * 256kb | |
104 | * |--------------------------------| | |
105 | * | 0x00050000 Base custom area | * | |
106 | * | kernel / FS | * | |
107 | * | | * Rest of Flash | |
108 | * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| | |
109 | * | END-0x00008000 Environment | * 32kb | |
110 | * |--------------------------------| | |
111 | * | |
112 | * | |
113 | * | |
114 | * Main Memory: | |
115 | * |--------------------------------| | |
116 | * | UNUSED / scratch area | | |
117 | * | | | |
118 | * | | | |
119 | * | | | |
120 | * | | | |
121 | * |--------------------------------| | |
122 | * | Monitor .Text / .DATA / .BSS | * 256kb | |
123 | * | Relocated! | * | |
124 | * |--------------------------------| | |
125 | * | Monitor Malloc | * 128kb (contains relocated environment) | |
126 | * |--------------------------------| | |
127 | * | Monitor/kernel STACK | * 64kb | |
128 | * |--------------------------------| | |
129 | * | Page Table for MMU systems | * 2k | |
130 | * |--------------------------------| | |
131 | * | PROM Code accessed from Linux | * 6kb-128b | |
132 | * |--------------------------------| | |
133 | * | Global data (avail from kernel)| * 128b | |
134 | * |--------------------------------| | |
135 | * | |
136 | */ | |
137 | ||
138 | /* | |
139 | * Flash configuration (8,16 or 32 MB) | |
140 | * TEXT base always at 0xFFF00000 | |
141 | * ENV_ADDR always at 0xFFF40000 | |
142 | * FLASH_BASE at 0xFC000000 for 64 MB | |
143 | * 0xFE000000 for 32 MB | |
144 | * 0xFF000000 for 16 MB | |
145 | * 0xFF800000 for 8 MB | |
146 | */ | |
6d0f6bcf JCPV |
147 | #define CONFIG_SYS_NO_FLASH 1 |
148 | #define CONFIG_SYS_FLASH_BASE 0x00000000 | |
149 | #define CONFIG_SYS_FLASH_SIZE 0x00800000 | |
0e8d1586 | 150 | #define CONFIG_ENV_SIZE 0x8000 |
823edd8a | 151 | |
6d0f6bcf | 152 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE) |
823edd8a DH |
153 | |
154 | #define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */ | |
6d0f6bcf JCPV |
155 | #define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */ |
156 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */ | |
823edd8a | 157 | |
6d0f6bcf JCPV |
158 | #define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */ |
159 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */ | |
160 | #define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */ | |
161 | #define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */ | |
823edd8a DH |
162 | |
163 | #ifdef ENABLE_FLASH_SUPPORT | |
164 | /* For use with grsim FLASH emulation extension */ | |
6d0f6bcf | 165 | #define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */ |
823edd8a DH |
166 | |
167 | #undef CONFIG_FLASH_8BIT /* Flash is 32-bit */ | |
168 | ||
169 | /*** CFI CONFIG ***/ | |
6d0f6bcf | 170 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT |
00b1883a | 171 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf | 172 | #define CONFIG_SYS_FLASH_CFI |
823edd8a DH |
173 | #endif |
174 | ||
175 | /* | |
176 | * Environment settings | |
177 | */ | |
93f6d725 | 178 | #define CONFIG_ENV_IS_NOWHERE 1 |
5a1aceb0 | 179 | /*#define CONFIG_ENV_IS_IN_FLASH*/ |
0e8d1586 JCPV |
180 | /*#define CONFIG_ENV_SIZE 0x8000*/ |
181 | #define CONFIG_ENV_SECT_SIZE 0x40000 | |
823edd8a DH |
182 | #define CONFIG_ENV_OVERWRITE 1 |
183 | ||
184 | /* | |
185 | * Memory map | |
186 | */ | |
b6b280ce FR |
187 | #define CONFIG_SYS_SDRAM_BASE 0x60000000 |
188 | #define CONFIG_SYS_SDRAM_SIZE 0x02000000 /* 32MiB SDRAM */ | |
189 | #define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE) | |
823edd8a | 190 | |
b6b280ce FR |
191 | #define CONFIG_SYS_SRAM_BASE 0x40000000 |
192 | #define CONFIG_SYS_SRAM_SIZE 0x00400000 /* 4MiB SRAM */ | |
193 | #define CONFIG_SYS_SRAM_END (CONFIG_SYS_SRAM_BASE + CONFIG_SYS_SRAM_SIZE) | |
823edd8a DH |
194 | |
195 | /* Always Run U-Boot from SDRAM */ | |
b6b280ce FR |
196 | #define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE |
197 | #define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE | |
198 | #define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END | |
823edd8a | 199 | |
25ddd1fb | 200 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE) |
823edd8a | 201 | |
25ddd1fb | 202 | #define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 203 | #define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE) |
823edd8a | 204 | |
6d0f6bcf JCPV |
205 | #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32) |
206 | #define CONFIG_SYS_STACK_SIZE (0x10000-32) | |
823edd8a | 207 | |
14d0a02a | 208 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
6d0f6bcf JCPV |
209 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
210 | # define CONFIG_SYS_RAMBOOT 1 | |
823edd8a DH |
211 | #endif |
212 | ||
6d0f6bcf JCPV |
213 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ |
214 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
215 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ | |
823edd8a | 216 | |
6d0f6bcf JCPV |
217 | #define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE) |
218 | #define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN) | |
823edd8a DH |
219 | |
220 | /* relocated monitor area */ | |
6d0f6bcf JCPV |
221 | #define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE |
222 | #define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN) | |
823edd8a DH |
223 | |
224 | /* make un relocated address from relocated address */ | |
14d0a02a | 225 | #define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE)) |
823edd8a | 226 | |
b6b280ce | 227 | #ifdef CONFIG_CMD_NET |
823edd8a DH |
228 | /* |
229 | * Ethernet configuration | |
230 | */ | |
231 | #define CONFIG_GRETH 1 | |
823edd8a | 232 | |
823edd8a DH |
233 | /* |
234 | * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s | |
235 | */ | |
236 | /* #define CONFIG_GRETH_10MBIT 1 */ | |
237 | #define CONFIG_PHY_ADDR 0x00 | |
238 | ||
b6b280ce FR |
239 | #endif /* CONFIG_CMD_NET */ |
240 | ||
823edd8a DH |
241 | /* |
242 | * Miscellaneous configurable options | |
243 | */ | |
6d0f6bcf | 244 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
823edd8a | 245 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 246 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
823edd8a | 247 | #else |
6d0f6bcf | 248 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
823edd8a | 249 | #endif |
6d0f6bcf JCPV |
250 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
251 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
252 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
823edd8a | 253 | |
6d0f6bcf JCPV |
254 | #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */ |
255 | #define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */ | |
823edd8a | 256 | |
6d0f6bcf | 257 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
823edd8a | 258 | |
823edd8a DH |
259 | /***** Gaisler GRLIB IP-Cores Config ********/ |
260 | ||
6d0f6bcf | 261 | #define CONFIG_SYS_GRLIB_SDRAM 0 |
b6b280ce | 262 | |
6d0f6bcf | 263 | #define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11)) |
cff009ed DH |
264 | |
265 | /* No SDRAM Configuration */ | |
266 | #undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1 | |
267 | ||
268 | /* LEON2 MCTRL configuration */ | |
269 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1 | |
270 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x000000ff | (1<<11)) | |
823edd8a DH |
271 | #if CONFIG_GRSIM |
272 | /* GRSIM configuration */ | |
cff009ed | 273 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000 |
823edd8a DH |
274 | #else |
275 | /* TSIM configuration */ | |
cff009ed | 276 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x81805220 |
823edd8a | 277 | #endif |
cff009ed | 278 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00136000 |
823edd8a | 279 | |
cff009ed DH |
280 | /* GRLIB FT-MCTRL configuration */ |
281 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1 | |
282 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x000000ff | (1<<11)) | |
283 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000 | |
284 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00136000 | |
823edd8a DH |
285 | |
286 | /* no DDR controller */ | |
cff009ed | 287 | #undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1 |
823edd8a DH |
288 | |
289 | /* no DDR2 Controller */ | |
cff009ed | 290 | #undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1 |
823edd8a | 291 | |
823edd8a DH |
292 | /* default kernel command line */ |
293 | #define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0" | |
294 | ||
4c547754 | 295 | #define CONFIG_IDENT_STRING " Gaisler GRSIM" |
823edd8a | 296 | |
b6b280ce FR |
297 | /* TSIM command: |
298 | * $ ./tsim-leon3 -mmu -cas | |
299 | * | |
300 | * This TSIM evaluation version will expire 2015-04-02 | |
301 | * | |
302 | * | |
303 | * TSIM/LEON3 SPARC simulator, version 2.0.35 (evaluation version) | |
304 | * | |
305 | * Copyright (C) 2014, Aeroflex Gaisler - all rights reserved. | |
306 | * This software may only be used with a valid license. | |
307 | * For latest updates, go to http://www.gaisler.com/ | |
308 | * Comments or bug-reports to support@gaisler.com | |
309 | * | |
310 | * serial port A on stdin/stdout | |
311 | * allocated 4096 K SRAM memory, in 1 bank | |
312 | * allocated 32 M SDRAM memory, in 1 bank | |
313 | * allocated 2048 K ROM memory | |
314 | * icache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total) | |
315 | * dcache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total) | |
316 | * tsim> leon | |
317 | * 0x80000000 Memory configuration register 1 0x000002ff | |
318 | * 0x80000004 Memory configuration register 2 0x81805220 | |
319 | * 0x80000008 Memory configuration register 3 0x00000000 | |
320 | */ | |
321 | ||
823edd8a | 322 | #endif /* __CONFIG_H */ |