]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/grsim_leon2.h
console: Fix pre-console flushing via cfb_console being very slow
[people/ms/u-boot.git] / include / configs / grsim_leon2.h
CommitLineData
ab68f921
DH
1/* Configuration header file for LEON2 GRSIM.
2 *
3 * (C) Copyright 2003-2005
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
6 * (C) Copyright 2007
7 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
8 *
3765b3e7 9 * SPDX-License-Identifier: GPL-2.0+
ab68f921
DH
10 */
11
12#ifndef __CONFIG_H__
13#define __CONFIG_H__
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 *
19 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
20 *
21 * TSIM command
22 * tsim-leon -sdram 0 -ram 32000 -rom 8192 -mmu
23 *
24 */
25
ab68f921
DH
26#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
27#define CONFIG_TSIM 1 /* ... running on TSIM */
28
29/* CPU / AMBA BUS configuration */
53677ef1 30#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
ab68f921
DH
31
32/* Number of SPARC register windows */
6d0f6bcf 33#define CONFIG_SYS_SPARC_NWINDOWS 8
ab68f921
DH
34
35/*
36 * Serial console configuration
37 */
38#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
6d0f6bcf 39#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
ab68f921
DH
40
41/* Partitions */
42#define CONFIG_DOS_PARTITION
43#define CONFIG_MAC_PARTITION
44#define CONFIG_ISO_PARTITION
45
46/*
47 * Supported commands
48 */
74de7aef
WD
49#define CONFIG_CMD_BDI /* bdinfo */
50#define CONFIG_CMD_CONSOLE /* coninfo */
ab68f921 51#define CONFIG_CMD_DIAG
74de7aef
WD
52#define CONFIG_CMD_ECHO /* echo arguments */
53#define CONFIG_CMD_FPGA /* FPGA configuration Support */
64e809af 54#define CONFIG_CMD_FPGA_LOADMK
ab68f921 55#define CONFIG_CMD_IRQ
74de7aef
WD
56#define CONFIG_CMD_ITEST /* Integer (and string) test */
57#define CONFIG_CMD_LOADB /* loadb */
58#define CONFIG_CMD_LOADS /* loads */
ab68f921
DH
59#define CONFIG_CMD_MISC /* Misc functions like sleep etc */
60#define CONFIG_CMD_REGINFO
74de7aef
WD
61#define CONFIG_CMD_RUN /* run command in env variable */
62#define CONFIG_CMD_SETGETDCR /* DCR support on 4xx */
63#define CONFIG_CMD_SOURCE /* "source" command support */
64#define CONFIG_CMD_XIMG /* Load part of Multi Image */
ab68f921
DH
65
66/*
67 * Autobooting
68 */
69#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
70
71#define CONFIG_PREBOOT "echo;" \
72 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
73 "echo"
74
75#undef CONFIG_BOOTARGS
6d0f6bcf 76/*#define CONFIG_SYS_HUSH_PARSER 0*/
ab68f921
DH
77
78#define CONFIG_EXTRA_ENV_SETTINGS \
79 "netdev=eth0\0" \
80 "nfsargs=setenv bootargs root=/dev/nfs rw " \
81 "nfsroot=${serverip}:${rootpath}\0" \
82 "ramargs=setenv bootargs root=/dev/ram rw\0" \
83 "addip=setenv bootargs ${bootargs} " \
84 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
85 ":${hostname}:${netdev}:off panic=1\0" \
86 "flash_nfs=run nfsargs addip;" \
87 "bootm ${kernel_addr}\0" \
88 "flash_self=run ramargs addip;" \
89 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
90 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
91 "rootpath=/export/roofs\0" \
92 "scratch=40000000\0" \
3a2b9f28 93 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
ab68f921
DH
94 "ethaddr=00:00:7A:CC:00:12\0" \
95 "bootargs=console=ttyS0,38400" \
96 ""
97#define CONFIG_NETMASK 255.255.255.0
98#define CONFIG_GATEWAYIP 192.168.0.1
99#define CONFIG_SERVERIP 192.168.0.81
100#define CONFIG_IPADDR 192.168.0.80
8b3637c6 101#define CONFIG_ROOTPATH "/export/rootfs"
ab68f921 102#define CONFIG_HOSTNAME grxc3s1500
b3f44c21 103#define CONFIG_BOOTFILE "/uImage"
ab68f921
DH
104
105#define CONFIG_BOOTCOMMAND "run flash_self"
106
107/* Memory MAP
108 *
109 * Flash:
110 * |--------------------------------|
111 * | 0x00000000 Text & Data & BSS | *
112 * | for Monitor | *
113 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
114 * | UNUSED / Growth | * 256kb
115 * |--------------------------------|
116 * | 0x00050000 Base custom area | *
117 * | kernel / FS | *
118 * | | * Rest of Flash
119 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
120 * | END-0x00008000 Environment | * 32kb
121 * |--------------------------------|
122 *
123 *
124 *
125 * Main Memory:
126 * |--------------------------------|
127 * | UNUSED / scratch area |
128 * | |
129 * | |
130 * | |
131 * | |
132 * |--------------------------------|
133 * | Monitor .Text / .DATA / .BSS | * 256kb
134 * | Relocated! | *
135 * |--------------------------------|
136 * | Monitor Malloc | * 128kb (contains relocated environment)
137 * |--------------------------------|
138 * | Monitor/kernel STACK | * 64kb
139 * |--------------------------------|
140 * | Page Table for MMU systems | * 2k
141 * |--------------------------------|
142 * | PROM Code accessed from Linux | * 6kb-128b
143 * |--------------------------------|
144 * | Global data (avail from kernel)| * 128b
145 * |--------------------------------|
146 *
147 */
148
149/*
150 * Flash configuration (8,16 or 32 MB)
151 * TEXT base always at 0xFFF00000
152 * ENV_ADDR always at 0xFFF40000
153 * FLASH_BASE at 0xFC000000 for 64 MB
154 * 0xFE000000 for 32 MB
155 * 0xFF000000 for 16 MB
156 * 0xFF800000 for 8 MB
157 */
6d0f6bcf
JCPV
158#define CONFIG_SYS_NO_FLASH 1
159#define CONFIG_SYS_FLASH_BASE 0x00000000
160#define CONFIG_SYS_FLASH_SIZE 0x00800000
0e8d1586 161#define CONFIG_ENV_SIZE 0x8000
ab68f921 162
6d0f6bcf 163#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
ab68f921
DH
164
165#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
6d0f6bcf
JCPV
166#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
167#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
ab68f921 168
6d0f6bcf
JCPV
169#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
170#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
171#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
172#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
ab68f921
DH
173
174#ifdef ENABLE_FLASH_SUPPORT
175/* For use with grsim FLASH emulation extension */
6d0f6bcf 176#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
ab68f921
DH
177
178#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
179
180/*** CFI CONFIG ***/
6d0f6bcf 181#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
00b1883a 182#define CONFIG_FLASH_CFI_DRIVER
6d0f6bcf 183#define CONFIG_SYS_FLASH_CFI
ab68f921
DH
184#endif
185
186/*
187 * Environment settings
188 */
93f6d725 189#define CONFIG_ENV_IS_NOWHERE 1
5a1aceb0 190/*#define CONFIG_ENV_IS_IN_FLASH*/
0e8d1586
JCPV
191/*#define CONFIG_ENV_SIZE 0x8000*/
192#define CONFIG_ENV_SECT_SIZE 0x40000
ab68f921
DH
193#define CONFIG_ENV_OVERWRITE 1
194
195/*
196 * Memory map
197 */
6d0f6bcf
JCPV
198#define CONFIG_SYS_SDRAM_BASE 0x40000000
199#define CONFIG_SYS_SDRAM_SIZE 0x00800000
200#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
ab68f921
DH
201
202/* no SRAM available */
6d0f6bcf
JCPV
203#undef CONFIG_SYS_SRAM_BASE
204#undef CONFIG_SYS_SRAM_SIZE
ab68f921
DH
205
206
207/* Always Run U-Boot from SDRAM */
6d0f6bcf
JCPV
208#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
209#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
210#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
ab68f921 211
25ddd1fb 212#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
ab68f921 213
25ddd1fb 214#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
6d0f6bcf 215#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
ab68f921 216
6d0f6bcf
JCPV
217#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
218#define CONFIG_SYS_STACK_SIZE (0x10000-32)
ab68f921 219
14d0a02a 220#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf
JCPV
221#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
222# define CONFIG_SYS_RAMBOOT 1
ab68f921
DH
223#endif
224
6d0f6bcf
JCPV
225#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
226#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
227#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
ab68f921 228
6d0f6bcf
JCPV
229#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
230#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
ab68f921
DH
231
232/* relocated monitor area */
6d0f6bcf
JCPV
233#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
234#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
ab68f921
DH
235
236/* make un relocated address from relocated address */
14d0a02a 237#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
ab68f921
DH
238
239/*
240 * Ethernet configuration
241 */
242/*#define CONFIG_GRETH 1*/
ab68f921
DH
243
244/* Default HARDWARE address */
245#define GRETH_HWADDR_0 0x00
246#define GRETH_HWADDR_1 0x00
247#define GRETH_HWADDR_2 0x7A
248#define GRETH_HWADDR_3 0xcc
249#define GRETH_HWADDR_4 0x00
250#define GRETH_HWADDR_5 0x12
251
252#define CONFIG_ETHADDR 00:00:7a:cc:00:12
253
254/*
255 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
256 */
257/* #define CONFIG_GRETH_10MBIT 1 */
258#define CONFIG_PHY_ADDR 0x00
259
260/*
261 * Miscellaneous configurable options
262 */
6d0f6bcf 263#define CONFIG_SYS_LONGHELP /* undef to save memory */
ab68f921 264#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 265#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
ab68f921 266#else
6d0f6bcf 267#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
ab68f921 268#endif
6d0f6bcf
JCPV
269#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
270#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
271#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
ab68f921 272
6d0f6bcf
JCPV
273#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
274#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
ab68f921 275
6d0f6bcf 276#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
ab68f921 277
ab68f921
DH
278/***** Gaisler GRLIB IP-Cores Config ********/
279
6d0f6bcf
JCPV
280#define CONFIG_SYS_GRLIB_SDRAM 0
281#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
ab68f921 282#if CONFIG_GRSIM
6d0f6bcf 283#define CONFIG_SYS_GRLIB_MEMCFG2 0x82206000
ab68f921 284#else
6d0f6bcf 285#define CONFIG_SYS_GRLIB_MEMCFG2 0x00001820
ab68f921 286#endif
6d0f6bcf 287#define CONFIG_SYS_GRLIB_MEMCFG3 0x00136000
ab68f921
DH
288
289/*** LEON2 UART 1 ***/
6d0f6bcf 290#define CONFIG_SYS_LEON2_UART1_SCALER \
1aeed8d7
WD
291 ((((CONFIG_SYS_CLK_FREQ*10)/(CONFIG_BAUDRATE*8))-5)/10)
292
ab68f921
DH
293/* UART1 Define to 1 or 0 */
294#define LEON2_UART1_LOOPBACK_ENABLE 0
295#define LEON2_UART1_FLOWCTRL_ENABLE 0
296#define LEON2_UART1_PARITY_ENABLE 0
297#define LEON2_UART1_ODDPAR_ENABLE 0
298
299/*** LEON2 UART 2 ***/
300
6d0f6bcf 301#define CONFIG_SYS_LEON2_UART2_SCALER \
1aeed8d7 302 ((((CONFIG_SYS_CLK_FREQ*10)/(CONFIG_BAUDRATE*8))-5)/10)
ab68f921
DH
303
304/* UART2 Define to 1 or 0 */
305#define LEON2_UART2_LOOPBACK_ENABLE 0
306#define LEON2_UART2_FLOWCTRL_ENABLE 0
307#define LEON2_UART2_PARITY_ENABLE 0
308#define LEON2_UART2_ODDPAR_ENABLE 0
309
310#define LEON_CONSOLE_UART1 1
311#define LEON_CONSOLE_UART2 2
312
313/* Use UART2 as console */
314#define LEON2_CONSOLE_SELECT LEON_CONSOLE_UART1
315
316/* LEON2 I/O Port */
317/*#define LEON2_IO_PORT_DIR 0x0000aa00*/
318
319/* default kernel command line */
320#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
321
322#define CONFIG_IDENT_STRING "Gaisler GRSIM LEON2"
323
324#endif /* __CONFIG_H */