]>
Commit | Line | Data |
---|---|---|
714bc55b | 1 | /* |
a0794948 | 2 | *(C) Copyright 2005-2008 Netstal Maschinen AG |
714bc55b NG |
3 | * Niklaus Giger (Niklaus.Giger@netstal.com) |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | /************************************************************************ | |
25 | * hcu4.h - configuration for HCU4 board (similar to hcu5.h) | |
26 | ***********************************************************************/ | |
27 | ||
28 | #ifndef __CONFIG_H | |
29 | #define __CONFIG_H | |
30 | ||
31 | /*----------------------------------------------------------------------- | |
32 | * High Level Configuration Options | |
33 | *----------------------------------------------------------------------*/ | |
34 | #define CONFIG_HCU4 1 /* Board is HCU4 */ | |
35 | #define CONFIG_4xx 1 /* ... PPC4xx family */ | |
714bc55b NG |
36 | #define CONFIG_405GP 1 |
37 | #define CONFIG_4xx 1 | |
38 | ||
39 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */ | |
40 | ||
41 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */ | |
42 | #define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */ | |
43 | ||
44 | /*----------------------------------------------------------------------- | |
45 | * Base addresses -- Note these are effective addresses where the | |
46 | * actual resources get mapped (not physical addresses) | |
47 | *----------------------------------------------------------------------*/ | |
4bd5036e NG |
48 | #define CFG_MONITOR_LEN (320 * 1024) /* Reserve 320 kB for Monitor */ |
49 | #define CFG_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */ | |
714bc55b NG |
50 | |
51 | ||
52 | #define CFG_SDRAM_BASE 0x00000000 /* _must_ be 0 */ | |
53 | #define CFG_FLASH_BASE 0xfff80000 /* start of FLASH */ | |
54 | #define CFG_MONITOR_BASE TEXT_BASE | |
55 | ||
56 | /* ... with on-chip memory here (4KBytes) */ | |
57 | #define CFG_OCM_DATA_ADDR 0xF4000000 | |
58 | #define CFG_OCM_DATA_SIZE 0x00001000 | |
59 | /* Do not set up locked dcache as init ram. */ | |
60 | #undef CFG_INIT_DCACHE_CS | |
61 | ||
62 | /* Use the On-Chip-Memory (OCM) as a temporary stack for the startup code. */ | |
63 | #define CFG_TEMP_STACK_OCM 1 | |
64 | ||
65 | #define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* OCM */ | |
66 | #define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE | |
67 | #define CFG_GBL_DATA_SIZE 256 /* num bytes initial data */ | |
68 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) | |
4bd5036e | 69 | #define CFG_INIT_SP_OFFSET CFG_POST_WORD_ADDR |
714bc55b NG |
70 | |
71 | /*----------------------------------------------------------------------- | |
72 | * Serial Port | |
73 | *----------------------------------------------------------------------*/ | |
74 | /* | |
75 | * If CFG_EXT_SERIAL_CLOCK, then the UART divisor is 1. | |
76 | * If CFG_405_UART_ERRATA_59, then UART divisor is 31. | |
77 | * Otherwise, UART divisor is determined by CPU Clock and CFG_BASE_BAUD value. | |
78 | * The Linux BASE_BAUD define should match this configuration. | |
79 | * baseBaud = cpuClock/(uartDivisor*16) | |
80 | * If CFG_405_UART_ERRATA_59 and 200MHz CPU clock, | |
81 | * set Linux BASE_BAUD to 403200. | |
82 | */ | |
83 | #undef CFG_EXT_SERIAL_CLOCK /* external serial clock */ | |
4bd5036e NG |
84 | #define CONFIG_SERIAL_MULTI 1 |
85 | /* needed to be able to define CONFIG_SERIAL_SOFTWARE_FIFO */ | |
714bc55b NG |
86 | #undef CFG_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */ |
87 | #define CFG_BASE_BAUD 691200 | |
88 | ||
89 | /* Size (bytes) of interrupt driven serial port buffer. | |
90 | * Set to 0 to use polling instead of interrupts. | |
91 | * Setting to 0 will also disable RTS/CTS handshaking. | |
92 | */ | |
93 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
94 | ||
95 | /* Set console baudrate to 9600 */ | |
96 | #define CONFIG_BAUDRATE 9600 | |
97 | ||
98 | ||
99 | #define CFG_BAUDRATE_TABLE \ | |
100 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} | |
101 | ||
4bd5036e NG |
102 | /*----------------------------------------------------------------------- |
103 | * Flash | |
104 | *----------------------------------------------------------------------*/ | |
105 | ||
a0794948 NG |
106 | /* Use common CFI driver */ |
107 | #define CFG_FLASH_CFI | |
00b1883a | 108 | #define CONFIG_FLASH_CFI_DRIVER |
a0794948 NG |
109 | /* board provides its own flash_init code */ |
110 | #define CONFIG_FLASH_CFI_LEGACY 1 | |
111 | #define CFG_FLASH_CFI_WIDTH FLASH_CFI_8BIT | |
112 | #define CFG_FLASH_LEGACY_512Kx8 1 | |
4bd5036e | 113 | |
a0794948 NG |
114 | /* print 'E' for empty sector on flinfo */ |
115 | #define CFG_FLASH_EMPTY_INFO | |
4bd5036e | 116 | |
a0794948 NG |
117 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
118 | #define CFG_MAX_FLASH_SECT 8 /* max number of sectors on one chip */ | |
4bd5036e | 119 | |
714bc55b NG |
120 | /*----------------------------------------------------------------------- |
121 | * Environment | |
122 | *----------------------------------------------------------------------*/ | |
123 | ||
124 | #undef CFG_ENV_IS_IN_NVRAM | |
4bd5036e | 125 | #define CFG_ENV_IS_IN_FLASH |
714bc55b NG |
126 | #undef CFG_ENV_IS_NOWHERE |
127 | ||
128 | #ifdef CFG_ENV_IS_IN_EEPROM | |
129 | /* Put the environment after the SDRAM configuration */ | |
53677ef1 | 130 | #define PROM_SIZE 2048 |
714bc55b NG |
131 | #define CFG_ENV_OFFSET 512 |
132 | #define CFG_ENV_SIZE (PROM_SIZE-CFG_ENV_OFFSET) | |
133 | #endif | |
134 | ||
135 | #ifdef CFG_ENV_IS_IN_FLASH | |
136 | /* Put the environment in Flash */ | |
53677ef1 | 137 | #define CFG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */ |
714bc55b | 138 | #define CFG_ENV_ADDR ((-CFG_MONITOR_LEN)-CFG_ENV_SECT_SIZE) |
4bd5036e | 139 | #define CFG_ENV_SIZE 8*1024 /* 8 KB Environment Sector */ |
714bc55b NG |
140 | |
141 | /* Address and size of Redundant Environment Sector */ | |
142 | #define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR-CFG_ENV_SECT_SIZE) | |
143 | #define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE) | |
144 | #endif | |
145 | ||
146 | /*----------------------------------------------------------------------- | |
147 | * I2C stuff for a ATMEL AT24C16 (2kB holding ENV, we are using the | |
148 | * the first internal I2C controller of the PPC440EPx | |
149 | *----------------------------------------------------------------------*/ | |
150 | #define CFG_SPD_BUS_NUM 0 | |
151 | ||
152 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
153 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
154 | #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ | |
155 | #define CFG_I2C_SLAVE 0x7F | |
156 | ||
157 | /* This is the 7bit address of the device, not including P. */ | |
158 | #define CFG_I2C_EEPROM_ADDR 0x50 | |
159 | #define CFG_I2C_EEPROM_ADDR_LEN 1 | |
160 | ||
161 | /* The EEPROM can do 16byte ( 1 << 4 ) page writes. */ | |
162 | #define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07 | |
163 | #define CFG_EEPROM_PAGE_WRITE_BITS 4 | |
164 | #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 | |
165 | #define CFG_EEPROM_PAGE_WRITE_ENABLE | |
166 | #undef CFG_I2C_MULTI_EEPROMS | |
167 | ||
168 | ||
169 | #define CONFIG_PREBOOT "echo;" \ | |
32bf3d14 | 170 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
714bc55b NG |
171 | "echo" |
172 | ||
173 | #undef CONFIG_BOOTARGS | |
174 | ||
175 | /* Setup some board specific values for the default environment variables */ | |
176 | #define CONFIG_HOSTNAME hcu4 | |
4bd5036e | 177 | #define CONFIG_IPADDR 172.25.1.99 |
714bc55b NG |
178 | #define CONFIG_ETHADDR 00:60:13:00:00:00 /* Netstal Machines AG MAC */ |
179 | #define CONFIG_OVERWRITE_ETHADDR_ONCE | |
180 | #define CONFIG_SERVERIP 172.25.1.3 | |
181 | ||
182 | #define CFG_TFTP_LOADADDR 0x01000000 /* @16 MB */ | |
183 | ||
ef5b4f22 | 184 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
714bc55b NG |
185 | "netdev=eth0\0" \ |
186 | "loadaddr=0x01000000\0" \ | |
187 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
188 | "nfsroot=${serverip}:${rootpath}\0" \ | |
189 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
190 | "addip=setenv bootargs ${bootargs} " \ | |
191 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
192 | ":${hostname}:${netdev}:off panic=1\0" \ | |
193 | "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\ | |
194 | "nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \ | |
195 | "bootm\0" \ | |
196 | "rootpath=/home/diagnose/eldk/ppc_4xx\0" \ | |
197 | "bootfile=/tftpboot/hcu4/uImage\0" \ | |
ef5b4f22 NG |
198 | "load=tftp 100000 hcu4/u-boot.bin\0" \ |
199 | "update=protect off FFFB0000 FFFFFFFF;era FFFB0000 FFFFFFFF;" \ | |
4bd5036e | 200 | "cp.b 100000 FFFB0000 50000\0" \ |
d8ab58b2 | 201 | "upd=run load update\0" \ |
ef5b4f22 NG |
202 | "vx_rom=hcu4/hcu4_vx_rom\0" \ |
203 | "vx=tftp ${loadaddr} ${vx_rom};run vxargs; bootvx\0" \ | |
204 | "vxargs=setenv bootargs emac(0,0)c:${vx_rom} e=${ipaddr}" \ | |
205 | " h=${serverip} u=dpu pw=netstal8752 tn=hcu5 f=0x3008\0" \ | |
714bc55b NG |
206 | "" |
207 | #define CONFIG_BOOTCOMMAND "run vx" | |
208 | ||
714bc55b | 209 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ |
714bc55b NG |
210 | |
211 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
212 | #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ | |
213 | ||
214 | #define CONFIG_MII 1 /* MII PHY management */ | |
ef5b4f22 | 215 | #define CONFIG_PHY_ADDR 1 /* PHY address */ |
714bc55b | 216 | |
4bd5036e | 217 | #define CONFIG_PHY_RESET 1 /* reset phy upon startup */ |
714bc55b NG |
218 | |
219 | #define CONFIG_HAS_ETH0 | |
4bd5036e | 220 | #define CFG_RX_ETH_BUFFER 16 /* Number of ethernet rx buffers & desC */ |
3b3bff4c SR |
221 | |
222 | /* | |
223 | * BOOTP options | |
224 | */ | |
225 | #define CONFIG_BOOTP_BOOTFILESIZE | |
226 | #define CONFIG_BOOTP_BOOTPATH | |
227 | #define CONFIG_BOOTP_GATEWAY | |
228 | #define CONFIG_BOOTP_HOSTNAME | |
229 | ||
230 | /* | |
231 | * Command line configuration. | |
232 | */ | |
233 | #include <config_cmd_default.h> | |
234 | ||
235 | #define CONFIG_CMD_ASKENV | |
3b3bff4c SR |
236 | #define CONFIG_CMD_CACHE |
237 | #define CONFIG_CMD_DHCP | |
238 | #define CONFIG_CMD_DIAG | |
239 | #define CONFIG_CMD_EEPROM | |
240 | #define CONFIG_CMD_ELF | |
241 | #define CONFIG_CMD_FLASH | |
242 | #define CONFIG_CMD_I2C | |
243 | #define CONFIG_CMD_IMMAP | |
244 | #define CONFIG_CMD_IRQ | |
245 | #define CONFIG_CMD_MII | |
246 | #define CONFIG_CMD_NET | |
247 | #define CONFIG_CMD_PING | |
248 | #define CONFIG_CMD_REGINFO | |
249 | #define CONFIG_CMD_SDRAM | |
714bc55b NG |
250 | |
251 | /* SPD EEPROM (sdram speed config) disabled */ | |
252 | #define CONFIG_SPD_EEPROM 1 | |
253 | #define SPD_EEPROM_ADDRESS 0x50 | |
254 | ||
4bd5036e NG |
255 | /* POST support */ |
256 | #define CONFIG_POST (CFG_POST_MEMORY | \ | |
257 | CFG_POST_CPU | \ | |
258 | CFG_POST_UART | \ | |
259 | CFG_POST_I2C | \ | |
260 | CFG_POST_CACHE | \ | |
261 | CFG_POST_ETHER | \ | |
262 | CFG_POST_SPR) | |
263 | ||
264 | #define CFG_POST_UART_TABLE {UART0_BASE} | |
265 | #define CFG_POST_WORD_ADDR (CFG_GBL_DATA_OFFSET - 0x4) | |
266 | #undef CONFIG_LOGBUFFER | |
267 | #define CFG_POST_CACHE_ADDR 0x00800000 /* free virtual address */ | |
268 | #define CFG_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */ | |
269 | ||
714bc55b NG |
270 | /*----------------------------------------------------------------------- |
271 | * Miscellaneous configurable options | |
272 | *----------------------------------------------------------------------*/ | |
273 | #define CFG_LONGHELP /* undef to save memory */ | |
274 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
3b3bff4c | 275 | #if defined(CONFIG_CMD_KGDB) |
4bd5036e | 276 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
714bc55b | 277 | #else |
4bd5036e | 278 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
714bc55b NG |
279 | #endif |
280 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
281 | #define CFG_MAXARGS 16 /* max number of command args */ | |
282 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
283 | ||
284 | #define CFG_MEMTEST_START 0x0400000 /* memtest works on */ | |
285 | #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
286 | ||
287 | ||
288 | #define CFG_LOAD_ADDR 0x100000 /* default load address */ | |
289 | #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
290 | ||
291 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ | |
292 | ||
293 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
294 | #define CONFIG_LOOPW 1 /* enable loopw command */ | |
714bc55b NG |
295 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
296 | ||
297 | /*----------------------------------------------------------------------- | |
298 | * External Bus Controller (EBC) Setup | |
299 | */ | |
300 | ||
4bd5036e | 301 | #define CFG_EBC_CFG 0x98400000 |
714bc55b | 302 | |
4bd5036e NG |
303 | /* Memory Bank 0 (Flash Bank 0) initialization */ |
304 | #define CFG_EBC_PB0AP 0x02005400 | |
305 | #define CFG_EBC_PB0CR 0xFFF18000 /* BAS=0xFFF,BS=1MB,BU=R/W,BW=8bit */ | |
714bc55b | 306 | |
4bd5036e NG |
307 | #define CFG_EBC_PB1AP 0x03041200 |
308 | #define CFG_EBC_PB1CR 0x7009A000 /* BAS=,BS=MB,BU=R/W,BW=bit */ | |
714bc55b | 309 | |
4bd5036e NG |
310 | #define CFG_EBC_PB2AP 0x02054500 |
311 | #define CFG_EBC_PB2CR 0x78018000 /* BAS=,BS=MB,BU=R/W,BW=bit */ | |
714bc55b | 312 | |
4bd5036e NG |
313 | #define CFG_EBC_PB3AP 0x01840300 |
314 | #define CFG_EBC_PB3CR 0x7c0ba000 /* BAS=,BS=MB,BU=R/W,BW=bit */ | |
714bc55b | 315 | |
4bd5036e NG |
316 | #define CFG_EBC_PB4AP 0x01800300 |
317 | #define CFG_EBC_PB4CR 0x7e0ba000 /* BAS=,BS=MB,BU=R/W,BW=bit */ | |
318 | ||
319 | #define CFG_GPIO0_OR 0xF27FFFFF /* GPIO value */ | |
320 | #define CFG_GPIO0_TCR 0x7FFE0000 /* GPIO value */ | |
321 | #define CFG_GPIO0_ODR 0x00E897FC /* GPIO value */ | |
714bc55b NG |
322 | |
323 | /* | |
324 | * For booting Linux, the board info and command line data | |
325 | * have to be in the first 8 MB of memory, since this is | |
326 | * the maximum mapped by the Linux kernel during initialization. | |
327 | */ | |
4bd5036e | 328 | #define CFG_BOOTMAPSZ (8 << 20)/* Initial Memory map for Linux */ |
714bc55b NG |
329 | |
330 | /* Init Memory Controller: | |
331 | * | |
332 | * BR0/1 and OR0/1 (FLASH) | |
333 | */ | |
334 | ||
335 | #define FLASH_BASE0_PRELIM CFG_FLASH_BASE /* FLASH bank #0 */ | |
336 | #define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */ | |
337 | ||
338 | ||
339 | /* Configuration Port location */ | |
340 | #define CONFIG_PORT_ADDR 0xF0000500 | |
341 | ||
714bc55b NG |
342 | #define CFG_HUSH_PARSER /* use "hush" command parser */ |
343 | #ifdef CFG_HUSH_PARSER | |
35d22f95 | 344 | #define CFG_PROMPT_HUSH_PS2 "> " |
714bc55b NG |
345 | #endif |
346 | ||
3b3bff4c | 347 | #if defined(CONFIG_CMD_KGDB) |
714bc55b NG |
348 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
349 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
350 | #endif | |
4bd5036e NG |
351 | |
352 | /* pass open firmware flat tree */ | |
353 | #define CONFIG_OF_LIBFDT 1 | |
354 | #define CONFIG_OF_BOARD_SETUP 1 | |
355 | ||
714bc55b | 356 | #endif /* __CONFIG_H */ |