]>
Commit | Line | Data |
---|---|---|
86ac7a9a PF |
1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
2 | /* | |
3 | * Copyright 2018 NXP | |
4 | */ | |
5 | ||
6 | #ifndef __IMX8M_EVK_H | |
7 | #define __IMX8M_EVK_H | |
8 | ||
9 | #include <linux/sizes.h> | |
10 | #include <asm/arch/imx-regs.h> | |
11 | ||
86ac7a9a PF |
12 | #define CONFIG_SPL_MAX_SIZE (124 * 1024) |
13 | #define CONFIG_SYS_MONITOR_LEN (512 * 1024) | |
14 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR | |
15 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 | |
16 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 | |
17 | ||
18 | #ifdef CONFIG_SPL_BUILD | |
19 | /*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/ | |
20 | #define CONFIG_SPL_WATCHDOG_SUPPORT | |
21 | #define CONFIG_SPL_DRIVERS_MISC_SUPPORT | |
22 | #define CONFIG_SPL_POWER_SUPPORT | |
23 | #define CONFIG_SPL_I2C_SUPPORT | |
24 | #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" | |
25 | #define CONFIG_SPL_STACK 0x187FF0 | |
26 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
27 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
28 | #define CONFIG_SPL_GPIO_SUPPORT | |
29 | #define CONFIG_SPL_MMC_SUPPORT | |
30 | #define CONFIG_SPL_BSS_START_ADDR 0x00180000 | |
31 | #define CONFIG_SPL_BSS_MAX_SIZE 0x2000 /* 8 KB */ | |
32 | #define CONFIG_SYS_SPL_MALLOC_START 0x42200000 | |
33 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 /* 512 KB */ | |
34 | #define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000 | |
86ac7a9a PF |
35 | |
36 | /* malloc f used before GD_FLG_FULL_MALLOC_INIT set */ | |
37 | #define CONFIG_MALLOC_F_ADDR 0x182000 | |
38 | /* For RAW image gives a error info not panic */ | |
39 | #define CONFIG_SPL_ABORT_ON_RAW_IMAGE | |
40 | ||
41 | #undef CONFIG_DM_MMC | |
42 | #undef CONFIG_DM_PMIC | |
43 | #undef CONFIG_DM_PMIC_PFUZE100 | |
44 | ||
45 | #define CONFIG_SYS_I2C | |
46 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ | |
47 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
48 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ | |
49 | ||
50 | #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG | |
51 | ||
52 | #define CONFIG_POWER | |
53 | #define CONFIG_POWER_I2C | |
54 | #define CONFIG_POWER_PFUZE100 | |
55 | #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08 | |
56 | #endif | |
57 | ||
58 | #define CONFIG_REMAKE_ELF | |
59 | ||
60 | #define CONFIG_BOARD_EARLY_INIT_F | |
61 | #define CONFIG_BOARD_LATE_INIT | |
62 | ||
63 | #undef CONFIG_CMD_EXPORTENV | |
64 | #undef CONFIG_CMD_IMPORTENV | |
65 | #undef CONFIG_CMD_IMLS | |
66 | ||
67 | #undef CONFIG_CMD_CRC32 | |
86ac7a9a PF |
68 | |
69 | /* ENET Config */ | |
70 | /* ENET1 */ | |
71 | #if defined(CONFIG_CMD_NET) | |
72 | #define CONFIG_CMD_PING | |
73 | #define CONFIG_CMD_DHCP | |
74 | #define CONFIG_CMD_MII | |
75 | #define CONFIG_MII | |
76 | #define CONFIG_ETHPRIME "FEC" | |
77 | ||
78 | #define CONFIG_FEC_MXC | |
79 | #define CONFIG_FEC_XCV_TYPE RGMII | |
80 | #define CONFIG_FEC_MXC_PHYADDR 0 | |
81 | #define FEC_QUIRK_ENET_MAC | |
82 | ||
83 | #define CONFIG_PHY_GIGE | |
84 | #define IMX_FEC_BASE 0x30BE0000 | |
86ac7a9a PF |
85 | #endif |
86 | ||
87 | #define CONFIG_MFG_ENV_SETTINGS \ | |
88 | "mfgtool_args=setenv bootargs console=${console},${baudrate} " \ | |
89 | "rdinit=/linuxrc " \ | |
90 | "g_mass_storage.stall=0 g_mass_storage.removable=1 " \ | |
91 | "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\ | |
92 | "g_mass_storage.iSerialNumber=\"\" "\ | |
93 | "clk_ignore_unused "\ | |
94 | "\0" \ | |
95 | "initrd_addr=0x43800000\0" \ | |
96 | "initrd_high=0xffffffff\0" \ | |
97 | "bootcmd_mfg=run mfgtool_args;booti ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \ | |
98 | /* Initial environment variables */ | |
99 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
100 | CONFIG_MFG_ENV_SETTINGS \ | |
101 | "script=boot.scr\0" \ | |
102 | "image=Image\0" \ | |
502f3ca0 | 103 | "console=ttymxc0,115200\0" \ |
86ac7a9a PF |
104 | "fdt_addr=0x43000000\0" \ |
105 | "fdt_high=0xffffffffffffffff\0" \ | |
106 | "boot_fdt=try\0" \ | |
05737f35 | 107 | "fdt_file=imx8mq-evk.dtb\0" \ |
86ac7a9a PF |
108 | "initrd_addr=0x43800000\0" \ |
109 | "initrd_high=0xffffffffffffffff\0" \ | |
110 | "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \ | |
111 | "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \ | |
112 | "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \ | |
113 | "mmcautodetect=yes\0" \ | |
114 | "mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \ | |
115 | "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
116 | "bootscript=echo Running bootscript from mmc ...; " \ | |
117 | "source\0" \ | |
118 | "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ | |
119 | "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ | |
120 | "mmcboot=echo Booting from mmc ...; " \ | |
121 | "run mmcargs; " \ | |
122 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
123 | "if run loadfdt; then " \ | |
124 | "booti ${loadaddr} - ${fdt_addr}; " \ | |
125 | "else " \ | |
126 | "echo WARN: Cannot load the DT; " \ | |
127 | "fi; " \ | |
128 | "else " \ | |
129 | "echo wait for boot; " \ | |
130 | "fi;\0" \ | |
131 | "netargs=setenv bootargs console=${console} " \ | |
132 | "root=/dev/nfs " \ | |
133 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
134 | "netboot=echo Booting from net ...; " \ | |
135 | "run netargs; " \ | |
136 | "if test ${ip_dyn} = yes; then " \ | |
137 | "setenv get_cmd dhcp; " \ | |
138 | "else " \ | |
139 | "setenv get_cmd tftp; " \ | |
140 | "fi; " \ | |
141 | "${get_cmd} ${loadaddr} ${image}; " \ | |
142 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
143 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
144 | "booti ${loadaddr} - ${fdt_addr}; " \ | |
145 | "else " \ | |
146 | "echo WARN: Cannot load the DT; " \ | |
147 | "fi; " \ | |
148 | "else " \ | |
149 | "booti; " \ | |
150 | "fi;\0" | |
151 | ||
152 | #define CONFIG_BOOTCOMMAND \ | |
153 | "mmc dev ${mmcdev}; if mmc rescan; then " \ | |
154 | "if run loadbootscript; then " \ | |
155 | "run bootscript; " \ | |
156 | "else " \ | |
157 | "if run loadimage; then " \ | |
158 | "run mmcboot; " \ | |
159 | "else run netboot; " \ | |
160 | "fi; " \ | |
161 | "fi; " \ | |
162 | "else booti ${loadaddr} - ${fdt_addr}; fi" | |
163 | ||
164 | /* Link Definitions */ | |
165 | #define CONFIG_LOADADDR 0x40480000 | |
166 | ||
167 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
168 | ||
169 | #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000 | |
170 | #define CONFIG_SYS_INIT_RAM_SIZE 0x80000 | |
171 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
172 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
173 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
174 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
175 | ||
176 | #define CONFIG_ENV_OVERWRITE | |
86ac7a9a PF |
177 | #define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC2 */ |
178 | #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */ | |
179 | ||
180 | /* Size of malloc() pool */ | |
181 | #define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (2 * 1024)) * 1024) | |
182 | ||
183 | #define CONFIG_SYS_SDRAM_BASE 0x40000000 | |
184 | #define PHYS_SDRAM 0x40000000 | |
185 | #define PHYS_SDRAM_SIZE 0xC0000000 /* 3GB DDR */ | |
186 | ||
187 | #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM | |
188 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \ | |
189 | (PHYS_SDRAM_SIZE >> 1)) | |
190 | ||
191 | #define CONFIG_BAUDRATE 115200 | |
192 | ||
193 | #define CONFIG_MXC_UART | |
194 | #define CONFIG_MXC_UART_BASE UART1_BASE_ADDR | |
195 | ||
196 | /* Monitor Command Prompt */ | |
197 | #undef CONFIG_SYS_PROMPT | |
198 | #define CONFIG_SYS_PROMPT "u-boot=> " | |
199 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
200 | #define CONFIG_SYS_CBSIZE 1024 | |
201 | #define CONFIG_SYS_MAXARGS 64 | |
202 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
203 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
204 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
205 | ||
206 | #define CONFIG_IMX_BOOTAUX | |
207 | ||
208 | #define CONFIG_CMD_MMC | |
86ac7a9a PF |
209 | |
210 | #define CONFIG_SYS_FSL_USDHC_NUM 2 | |
211 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
212 | ||
86ac7a9a PF |
213 | #define CONFIG_SYS_MMC_IMG_LOAD_PART 1 |
214 | ||
215 | #define CONFIG_MXC_GPIO | |
216 | ||
86ac7a9a PF |
217 | #define CONFIG_CMD_FUSE |
218 | ||
219 | /* I2C Configs */ | |
220 | #define CONFIG_SYS_I2C_SPEED 100000 | |
221 | ||
222 | #define CONFIG_OF_SYSTEM_SETUP | |
223 | ||
224 | #ifndef CONFIG_SPL_BUILD | |
225 | #define CONFIG_DM_PMIC | |
226 | #endif | |
227 | ||
228 | #endif |