]>
Commit | Line | Data |
---|---|---|
a605ea7e DE |
1 | /* |
2 | * (C) Copyright 2010 | |
3 | * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | #ifndef __CONFIG_H | |
25 | #define __CONFIG_H | |
26 | ||
27 | #define CONFIG_405EP 1 /* this is a PPC405 CPU */ | |
28 | #define CONFIG_4xx 1 /* member of PPC4xx family */ | |
29 | #define CONFIG_IOCON 1 /* on a IoCon board */ | |
30 | ||
31 | #define CONFIG_SYS_TEXT_BASE 0xFFFC0000 | |
32 | ||
33 | /* | |
34 | * Include common defines/options for all AMCC eval boards | |
35 | */ | |
36 | #define CONFIG_HOSTNAME iocon | |
37 | #define CONFIG_IDENT_STRING " iocon 0.03" | |
38 | #include "amcc-common.h" | |
39 | ||
40 | #define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f */ | |
41 | #define CONFIG_LAST_STAGE_INIT | |
42 | ||
43 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ | |
44 | ||
45 | /* | |
46 | * Configure PLL | |
47 | */ | |
48 | #define PLLMR0_DEFAULT PLLMR0_266_133_66 | |
49 | #define PLLMR1_DEFAULT PLLMR1_266_133_66 | |
50 | ||
51 | /* new uImage format support */ | |
52 | #define CONFIG_FIT | |
53 | #define CONFIG_FIT_VERBOSE /* enable fit_format_{error,warning}() */ | |
54 | ||
55 | #define CONFIG_ENV_IS_IN_FLASH /* use FLASH for environment vars */ | |
56 | ||
57 | /* | |
58 | * Default environment variables | |
59 | */ | |
60 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
61 | CONFIG_AMCC_DEF_ENV \ | |
62 | CONFIG_AMCC_DEF_ENV_POWERPC \ | |
63 | CONFIG_AMCC_DEF_ENV_NOR_UPD \ | |
64 | "kernel_addr=fc000000\0" \ | |
65 | "fdt_addr=fc1e0000\0" \ | |
66 | "ramdisk_addr=fc200000\0" \ | |
67 | "" | |
68 | ||
69 | #define CONFIG_PHY_ADDR 4 /* PHY address */ | |
70 | #define CONFIG_HAS_ETH0 | |
71 | #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ | |
72 | ||
73 | /* | |
74 | * Commands additional to the ones defined in amcc-common.h | |
75 | */ | |
76 | #define CONFIG_CMD_CACHE | |
77 | #undef CONFIG_CMD_EEPROM | |
78 | ||
79 | /* | |
80 | * SDRAM configuration (please see cpu/ppc/sdram.[ch]) | |
81 | */ | |
82 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ | |
83 | ||
84 | /* SDRAM timings used in datasheet */ | |
85 | #define CONFIG_SYS_SDRAM_CL 3 /* CAS latency */ | |
86 | #define CONFIG_SYS_SDRAM_tRP 20 /* PRECHARGE command period */ | |
87 | #define CONFIG_SYS_SDRAM_tRC 66 /* ACTIVE-to-ACTIVE period */ | |
88 | #define CONFIG_SYS_SDRAM_tRCD 20 /* ACTIVE-to-READ delay */ | |
89 | #define CONFIG_SYS_SDRAM_tRFC 66 /* Auto refresh period */ | |
90 | ||
91 | /* | |
92 | * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1. | |
93 | * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31. | |
94 | * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD. | |
95 | * The Linux BASE_BAUD define should match this configuration. | |
96 | * baseBaud = cpuClock/(uartDivisor*16) | |
97 | * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock, | |
98 | * set Linux BASE_BAUD to 403200. | |
99 | */ | |
100 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ | |
101 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */ | |
102 | #undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */ | |
103 | #define CONFIG_SYS_BASE_BAUD 691200 | |
104 | ||
105 | /* | |
106 | * I2C stuff | |
107 | */ | |
108 | #define CONFIG_SYS_I2C_SPEED 400000 | |
109 | ||
110 | /* enable I2C and select the hardware/software driver */ | |
111 | #undef CONFIG_HARD_I2C /* I2C with hardware support */ | |
112 | #define CONFIG_SOFT_I2C 1 /* I2C bit-banged */ | |
113 | ||
114 | /* | |
115 | * Software (bit-bang) I2C driver configuration | |
116 | */ | |
117 | ||
118 | #ifndef __ASSEMBLY__ | |
119 | void fpga_gpio_set(int pin); | |
120 | void fpga_gpio_clear(int pin); | |
121 | int fpga_gpio_get(int pin); | |
122 | #endif | |
123 | ||
124 | #define I2C_ACTIVE { } | |
125 | #define I2C_TRISTATE { } | |
126 | #define I2C_READ fpga_gpio_get(0x0040) ? 1 : 0 | |
127 | #define I2C_SDA(bit) if (bit) fpga_gpio_set(0x0040); \ | |
128 | else fpga_gpio_clear(0x0040) | |
129 | #define I2C_SCL(bit) if (bit) fpga_gpio_set(0x0020); \ | |
130 | else fpga_gpio_clear(0x0020) | |
131 | #define I2C_DELAY udelay(25) /* 1/4 I2C clock duration */ | |
132 | ||
2da0fc0d DE |
133 | /* |
134 | * OSD hardware | |
135 | */ | |
136 | #define CONFIG_SYS_MPC92469AC | |
137 | #define CONFIG_SYS_CH7301 | |
138 | ||
a605ea7e DE |
139 | /* |
140 | * FLASH organization | |
141 | */ | |
142 | #define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */ | |
143 | #define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */ | |
144 | ||
145 | #define CONFIG_SYS_FLASH_BASE 0xFC000000 | |
146 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } | |
147 | ||
148 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */ | |
149 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sectors per chip*/ | |
150 | ||
151 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase/ms */ | |
152 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write/ms */ | |
153 | ||
154 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buff'd writes */ | |
155 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* use hardware flash protect */ | |
156 | ||
157 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* 'E' for empty sector on flinfo */ | |
158 | #define CONFIG_SYS_FLASH_QUIET_TEST 1 /* no warn upon unknown flash */ | |
159 | ||
160 | #ifdef CONFIG_ENV_IS_IN_FLASH | |
161 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */ | |
162 | #define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN)-CONFIG_ENV_SECT_SIZE) | |
163 | #define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */ | |
164 | ||
165 | /* Address and size of Redundant Environment Sector */ | |
166 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE) | |
167 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
168 | #endif | |
169 | ||
170 | /* | |
171 | * PPC405 GPIO Configuration | |
172 | */ | |
173 | #define CONFIG_SYS_4xx_GPIO_TABLE { /* GPIO Alternate1 */ \ | |
174 | { \ | |
175 | /* GPIO Core 0 */ \ | |
176 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO0 PerBLast */ \ | |
177 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO1 TS1E */ \ | |
178 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO2 TS2E */ \ | |
179 | { GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO3 TS1O */ \ | |
180 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO4 TS2O */ \ | |
181 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_1 }, /* GPIO5 TS3 */ \ | |
182 | { GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO6 TS4 */ \ | |
183 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO7 TS5 */ \ | |
184 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO8 TS6 */ \ | |
185 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO9 TrcClk */ \ | |
186 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO10 PerCS1 */ \ | |
187 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO11 PerCS2 */ \ | |
188 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO12 PerCS3 */ \ | |
189 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO13 PerCS4 */ \ | |
190 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO14 PerAddr03 */ \ | |
191 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO15 PerAddr04 */ \ | |
192 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO16 PerAddr05 */ \ | |
193 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO17 IRQ0 */ \ | |
194 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO18 IRQ1 */ \ | |
195 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO19 IRQ2 */ \ | |
196 | { GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO20 IRQ3 */ \ | |
197 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO21 IRQ4 */ \ | |
198 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO22 IRQ5 */ \ | |
199 | { GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO23 IRQ6 */ \ | |
200 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO24 UART0_DCD */ \ | |
201 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO25 UART0_DSR */ \ | |
202 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO26 UART0_RI */ \ | |
203 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO27 UART0_DTR */ \ | |
204 | { GPIO_BASE, GPIO_IN, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO28 UART1_Rx */ \ | |
205 | { GPIO_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_NO_CHG }, /* GPIO29 UART1_Tx */ \ | |
206 | { GPIO_BASE, GPIO_OUT, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO30 RejectPkt0 */ \ | |
207 | { GPIO_BASE, GPIO_IN, GPIO_SEL, GPIO_OUT_NO_CHG }, /* GPIO31 RejectPkt1 */ \ | |
208 | } \ | |
209 | } | |
210 | ||
211 | /* | |
212 | * Definitions for initial stack pointer and data area (in data cache) | |
213 | */ | |
214 | /* use on chip memory (OCM) for temperary stack until sdram is tested */ | |
215 | #define CONFIG_SYS_TEMP_STACK_OCM 1 | |
216 | ||
217 | /* On Chip Memory location */ | |
218 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 | |
219 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
220 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* in SDRAM */ | |
221 | #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area */ | |
222 | ||
223 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size/bytes res'd for init data*/ | |
224 | #define CONFIG_SYS_GBL_DATA_OFFSET \ | |
225 | (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
226 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
227 | ||
228 | /* | |
229 | * External Bus Controller (EBC) Setup | |
230 | */ | |
231 | ||
232 | /* Memory Bank 0 (NOR-FLASH) initialization */ | |
233 | #define CONFIG_SYS_EBC_PB0AP 0xa382a880 | |
234 | #define CONFIG_SYS_EBC_PB0CR 0xFC0DA000 | |
235 | ||
236 | /* Memory Bank 1 (NVRAM) initializatio */ | |
237 | #define CONFIG_SYS_EBC_PB1AP 0x92015480 | |
238 | #define CONFIG_SYS_EBC_PB1CR 0xFB858000 | |
239 | ||
2da0fc0d DE |
240 | /* Memory Bank 2 (FPGA0) initialization */ |
241 | #define CONFIG_SYS_FPGA0_BASE 0x7f100000 | |
a605ea7e | 242 | #define CONFIG_SYS_EBC_PB2AP 0x02825080 |
2da0fc0d DE |
243 | #define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FPGA0_BASE | 0x1a000) |
244 | ||
245 | #define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE | |
246 | #define CONFIG_SYS_FPGA_DONE(k) 0x0010 | |
a605ea7e | 247 | |
2da0fc0d | 248 | #define CONFIG_SYS_FPGA_COUNT 1 |
a605ea7e DE |
249 | |
250 | /* Memory Bank 3 (Latches) initialization */ | |
251 | #define CONFIG_SYS_LATCH_BASE 0x7f200000 | |
252 | #define CONFIG_SYS_EBC_PB3AP 0x02025080 | |
253 | #define CONFIG_SYS_EBC_PB3CR 0x7f21a000 | |
254 | ||
255 | #define CONFIG_SYS_LATCH0_RESET 0xffef | |
256 | #define CONFIG_SYS_LATCH0_BOOT 0xffff | |
257 | #define CONFIG_SYS_LATCH1_RESET 0xffff | |
258 | #define CONFIG_SYS_LATCH1_BOOT 0xffff | |
259 | ||
2da0fc0d DE |
260 | /* |
261 | * OSD Setup | |
262 | */ | |
263 | #define CONFIG_SYS_MPC92469AC | |
264 | #define CONFIG_SYS_CH7301 | |
265 | #define CONFIG_SYS_OSD_SCREENS CONFIG_SYS_FPGA_COUNT | |
266 | ||
a605ea7e | 267 | #endif /* __CONFIG_H */ |