]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/km_kirkwood.h
mmc: dw_mmc: support the DDR mode
[people/ms/u-boot.git] / include / configs / km_kirkwood.h
CommitLineData
67fa8c25
HS
1/*
2 * (C) Copyright 2009
3 * Marvell Semiconductor <www.marvell.com>
4 * Prafulla Wadaskar <prafulla@marvell.com>
5 *
6 * (C) Copyright 2009
7 * Stefan Roese, DENX Software Engineering, sr@denx.de.
8 *
8170aefc
HB
9 * (C) Copyright 2011-2012
10 * Holger Brunck, Keymile GmbH Hannover, holger.brunck@keymile.com
11 * Valentin Longchamp, Keymile AG, valentin.longchamp@keymile.com
83b40c31 12 *
1a459660 13 * SPDX-License-Identifier: GPL-2.0+
67fa8c25
HS
14 */
15
16/*
17 * for linking errors see
18 * http://lists.denx.de/pipermail/u-boot/2009-July/057350.html
19 */
20
83b40c31
HB
21#ifndef _CONFIG_KM_KIRKWOOD_H
22#define _CONFIG_KM_KIRKWOOD_H
67fa8c25 23
48ced62c 24/* KM_KIRKWOOD */
e29c6d04 25#if defined(CONFIG_KM_KIRKWOOD)
8170aefc 26#define CONFIG_IDENT_STRING "\nKeymile Kirkwood"
d9354530 27#define CONFIG_HOSTNAME km_kirkwood
48ced62c 28#define CONFIG_KM_DISABLE_PCIE
f3e93617 29#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
48ced62c
HB
30
31/* KM_KIRKWOOD_PCI */
e29c6d04 32#elif defined(CONFIG_KM_KIRKWOOD_PCI)
8170aefc 33#define CONFIG_IDENT_STRING "\nKeymile Kirkwood PCI"
d9354530 34#define CONFIG_HOSTNAME km_kirkwood_pci
f3e93617 35#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
48ced62c
HB
36#define CONFIG_KM_FPGA_CONFIG
37
5e4eeab9
KJ
38/* KM_KIRKWOOD_128M16 */
39#elif defined(CONFIG_KM_KIRKWOOD_128M16)
40#define CONFIG_IDENT_STRING "\nKeymile Kirkwood 128M16"
41#define CONFIG_HOSTNAME km_kirkwood_128m16
42#undef CONFIG_SYS_KWD_CONFIG
4ab3fc5e 43#define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_128M16_1.cfg
5e4eeab9 44#define CONFIG_KM_DISABLE_PCIE
e28d4a27 45#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
5e4eeab9 46
9c134e18
GF
47/* KM_NUSA / KM_SUGP1 */
48#elif defined(CONFIG_KM_NUSA) || defined(CONFIG_KM_SUGP1)
f3e93617 49#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
9c134e18
GF
50
51# if defined(CONFIG_KM_NUSA)
8170aefc 52#define CONFIG_IDENT_STRING "\nKeymile NUSA"
d9354530 53#define CONFIG_HOSTNAME kmnusa
9c134e18
GF
54# elif defined(CONFIG_KM_SUGP1)
55#define CONFIG_IDENT_STRING "\nKeymile SUGP1"
56#define CONFIG_HOSTNAME kmsugp1
57#define KM_PCIE_RESET_MPP7
58#endif
59
8170aefc 60#undef CONFIG_SYS_KWD_CONFIG
4ab3fc5e 61#define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_128M16_1.cfg
8170aefc
HB
62#define CONFIG_KM_ENV_IS_IN_SPI_NOR
63#define CONFIG_KM_FPGA_CONFIG
64#define CONFIG_KM_PIGGY4_88E6352
be3e8be0
VL
65#define CONFIG_MV88E6352_SWITCH
66#define CONFIG_KM_MVEXTSW_ADDR 0x10
8170aefc 67
f945439a
HB
68/* KM_MGCOGE3UN */
69#elif defined(CONFIG_KM_MGCOGE3UN)
70#define CONFIG_IDENT_STRING "\nKeymile COGE3UN"
71#define CONFIG_HOSTNAME mgcoge3un
f3e93617 72#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
f945439a 73#undef CONFIG_SYS_KWD_CONFIG
4ab3fc5e 74#define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage-memphis.cfg
f945439a
HB
75#define CONFIG_KM_BOARD_EXTRA_ENV "waitforne=true\0"
76#define CONFIG_PIGGY_MAC_ADRESS_OFFSET 3
77#define CONFIG_KM_DISABLE_PCIE
78#define CONFIG_KM_PIGGY4_88E6061
79
80/* KMCOGE5UN */
d9354530
HB
81#elif defined(CONFIG_KM_COGE5UN)
82#define CONFIG_IDENT_STRING "\nKeymile COGE5UN"
f3e93617 83#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
d9354530 84#undef CONFIG_SYS_KWD_CONFIG
4ab3fc5e 85#define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_256M8_1.cfg
d9354530
HB
86#define CONFIG_KM_ENV_IS_IN_SPI_NOR
87#define CONFIG_PIGGY_MAC_ADRESS_OFFSET 3
88#define CONFIG_HOSTNAME kmcoge5un
89#define CONFIG_KM_DISABLE_PCIE
90#define CONFIG_KM_PIGGY4_88E6352
6ef64861
HB
91
92/* KM_PORTL2 */
93#elif defined(CONFIG_KM_PORTL2)
94#define CONFIG_IDENT_STRING "\nKeymile Port-L2"
95#define CONFIG_HOSTNAME portl2
f3e93617 96#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
6ef64861
HB
97#define CONFIG_KM_PIGGY4_88E6061
98
90639fea
HB
99/* KM_SUV31 */
100#elif defined(CONFIG_KM_SUV31)
ea818dbb 101#define CONFIG_KM_IVM_BUS 1 /* I2C2 (Mux-Port 1)*/
90639fea
HB
102#define CONFIG_IDENT_STRING "\nKeymile SUV31"
103#define CONFIG_HOSTNAME kmsuv31
2a4ebef2 104#undef CONFIG_SYS_KWD_CONFIG
4ab3fc5e 105#define CONFIG_SYS_KWD_CONFIG $(CONFIG_BOARDDIR)/kwbimage_128M16_1.cfg
90639fea
HB
106#define CONFIG_KM_ENV_IS_IN_SPI_NOR
107#define CONFIG_KM_FPGA_CONFIG
108
8170aefc
HB
109#else
110#error ("Board unsupported")
83b40c31 111#endif
67fa8c25 112
8170aefc
HB
113/* include common defines/options for all arm based Keymile boards */
114#include "km/km_arm.h"
115
8170aefc 116#ifndef CONFIG_KM_ENV_IS_IN_SPI_NOR
ea818dbb 117#define KM_ENV_BUS 5 /* I2C2 (Mux-Port 5)*/
8170aefc
HB
118#endif
119
120#if defined(CONFIG_KM_PIGGY4_88E6352)
121/*
122 * Some keymile boards like mgcoge5un & nusa1 have their PIGGY4 connected via
123 * an Marvell 88E6352 simple switch.
124 * In this case we have to change the default settings for the etherent mac.
125 * There is NO ethernet phy. The ARM and Switch are conencted directly over
126 * RGMII in MAC-MAC mode
127 * In this case 1GBit full duplex and autoneg off
128 */
129#define PORT_SERIAL_CONTROL_VALUE ( \
130 MVGBE_FORCE_LINK_PASS | \
131 MVGBE_DIS_AUTO_NEG_FOR_DUPLX | \
132 MVGBE_DIS_AUTO_NEG_FOR_FLOW_CTRL | \
133 MVGBE_ADV_NO_FLOW_CTRL | \
134 MVGBE_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
135 MVGBE_FORCE_BP_MODE_NO_JAM | \
136 (1 << 9) /* Reserved bit has to be 1 */ | \
137 MVGBE_DO_NOT_FORCE_LINK_FAIL | \
138 MVGBE_DIS_AUTO_NEG_SPEED_GMII | \
139 MVGBE_DTE_ADV_0 | \
140 MVGBE_MIIPHY_MAC_MODE | \
141 MVGBE_AUTO_NEG_NO_CHANGE | \
142 MVGBE_MAX_RX_PACKET_1552BYTE | \
143 MVGBE_CLR_EXT_LOOPBACK | \
144 MVGBE_SET_FULL_DUPLEX_MODE | \
145 MVGBE_EN_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX |\
146 MVGBE_SET_GMII_SPEED_TO_1000 |\
147 MVGBE_SET_MII_SPEED_TO_100)
148
149#endif
731b9680 150
f945439a
HB
151#ifdef CONFIG_KM_PIGGY4_88E6061
152/*
153 * Some keymile boards like mgcoge3un have their PIGGY4 connected via
154 * an Marvell 88E6061 simple switch.
155 * In this case we have to change the default settings for the
156 * ethernet phy connected to the kirkwood.
157 * In this case 100MB full duplex and autoneg off
158 */
159#define PORT_SERIAL_CONTROL_VALUE ( \
160 MVGBE_FORCE_LINK_PASS | \
161 MVGBE_DIS_AUTO_NEG_FOR_DUPLX | \
162 MVGBE_DIS_AUTO_NEG_FOR_FLOW_CTRL | \
163 MVGBE_ADV_NO_FLOW_CTRL | \
164 MVGBE_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
165 MVGBE_FORCE_BP_MODE_NO_JAM | \
166 (1 << 9) /* Reserved bit has to be 1 */ | \
167 MVGBE_DO_NOT_FORCE_LINK_FAIL | \
168 MVGBE_DIS_AUTO_NEG_SPEED_GMII | \
169 MVGBE_DTE_ADV_0 | \
170 MVGBE_MIIPHY_MAC_MODE | \
171 MVGBE_AUTO_NEG_NO_CHANGE | \
172 MVGBE_MAX_RX_PACKET_1552BYTE | \
173 MVGBE_CLR_EXT_LOOPBACK | \
174 MVGBE_SET_FULL_DUPLEX_MODE | \
175 MVGBE_DIS_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX |\
176 MVGBE_SET_GMII_SPEED_TO_10_100 |\
177 MVGBE_SET_MII_SPEED_TO_100)
178#endif
179
f945439a
HB
180#ifdef CONFIG_KM_DISABLE_PCI
181#undef CONFIG_KIRKWOOD_PCIE_INIT
182#endif
b37f7724 183
b37f7724 184
83b40c31 185#endif /* _CONFIG_KM_KIRKWOOD */