]>
Commit | Line | Data |
---|---|---|
1251e490 NI |
1 | /* |
2 | * include/configs/koelsch.h | |
3 | * | |
4 | * Copyright (C) 2013 Renesas Electronics Corporation | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0 | |
7 | */ | |
8 | ||
9 | #ifndef __KOELSCH_H | |
10 | #define __KOELSCH_H | |
11 | ||
12 | #undef DEBUG | |
1251e490 | 13 | #define CONFIG_R8A7791 |
1251e490 | 14 | #define CONFIG_RMOBILE_BOARD_STRING "Koelsch" |
1251e490 | 15 | |
5ca6dfe6 | 16 | #include "rcar-gen2-common.h" |
b6c96f7f | 17 | |
69191fed NI |
18 | #if defined(CONFIG_RMOBILE_EXTRAM_BOOT) |
19 | #define CONFIG_SYS_TEXT_BASE 0x70000000 | |
20 | #else | |
c71b4dd2 | 21 | #define CONFIG_SYS_TEXT_BASE 0xE6304000 |
69191fed NI |
22 | #endif |
23 | ||
1251e490 | 24 | /* STACK */ |
69191fed NI |
25 | #if defined(CONFIG_RMOBILE_EXTRAM_BOOT) |
26 | #define CONFIG_SYS_INIT_SP_ADDR 0x7003FFFC | |
27 | #else | |
28 | #define CONFIG_SYS_INIT_SP_ADDR 0xE633fffC | |
29 | #endif | |
30 | ||
31 | #define STACK_AREA_SIZE 0xC000 | |
1251e490 NI |
32 | #define LOW_LEVEL_MERAM_STACK \ |
33 | (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4) | |
34 | ||
35 | /* MEMORY */ | |
5ca6dfe6 NI |
36 | #define RCAR_GEN2_SDRAM_BASE 0x40000000 |
37 | #define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024) | |
38 | #define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024) | |
1251e490 NI |
39 | |
40 | /* SCIF */ | |
41 | #define CONFIG_SCIF_CONSOLE | |
1251e490 NI |
42 | |
43 | /* FLASH */ | |
c71b4dd2 NI |
44 | #define CONFIG_SYS_NO_FLASH |
45 | #define CONFIG_SPI | |
46 | #define CONFIG_SH_QSPI | |
47 | #define CONFIG_SPI_FLASH | |
48 | #define CONFIG_SPI_FLASH_BAR | |
49 | #define CONFIG_SPI_FLASH_SPANSION | |
1251e490 | 50 | |
90362c0c NI |
51 | /* SH Ether */ |
52 | #define CONFIG_NET_MULTI | |
53 | #define CONFIG_SH_ETHER | |
54 | #define CONFIG_SH_ETHER_USE_PORT 0 | |
55 | #define CONFIG_SH_ETHER_PHY_ADDR 0x1 | |
56 | #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII | |
57 | #define CONFIG_SH_ETHER_CACHE_WRITEBACK | |
58 | #define CONFIG_SH_ETHER_CACHE_INVALIDATE | |
59 | #define CONFIG_PHYLIB | |
60 | #define CONFIG_PHY_MICREL | |
61 | #define CONFIG_BITBANGMII | |
62 | #define CONFIG_BITBANGMII_MULTI | |
63 | #define CONFIG_SH_ETHER_ALIGNE_SIZE 64 | |
64 | ||
1251e490 | 65 | /* Board Clock */ |
ae8e1d9d NI |
66 | #define RMOBILE_XTAL_CLK 20000000u |
67 | #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK | |
68 | #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) | |
1251e490 | 69 | #define CONFIG_SYS_TMU_CLK_DIV 4 |
1251e490 | 70 | |
bb611cce NI |
71 | /* i2c */ |
72 | #define CONFIG_CMD_I2C | |
73 | #define CONFIG_SYS_I2C | |
74 | #define CONFIG_SYS_I2C_SH | |
75 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
76 | #define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3 | |
bb611cce | 77 | #define CONFIG_SYS_I2C_SH_SPEED0 400000 |
bb611cce | 78 | #define CONFIG_SYS_I2C_SH_SPEED1 400000 |
bb611cce NI |
79 | #define CONFIG_SYS_I2C_SH_SPEED2 400000 |
80 | #define CONFIG_SH_I2C_DATA_HIGH 4 | |
81 | #define CONFIG_SH_I2C_DATA_LOW 5 | |
82 | #define CONFIG_SH_I2C_CLOCK 10000000 | |
83 | ||
b8f383b8 NI |
84 | #define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */ |
85 | ||
aa44ae32 NI |
86 | /* USB */ |
87 | #define CONFIG_USB_EHCI | |
88 | #define CONFIG_USB_EHCI_RMOBILE | |
5906fade | 89 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
aa44ae32 NI |
90 | #define CONFIG_USB_STORAGE |
91 | ||
8e2e5886 NI |
92 | /* Module stop status bits */ |
93 | /* INTC-RT */ | |
94 | #define CONFIG_SMSTP0_ENA 0x00400000 | |
95 | /* MSIF*/ | |
96 | #define CONFIG_SMSTP2_ENA 0x00002000 | |
97 | /* INTC-SYS, IRQC */ | |
98 | #define CONFIG_SMSTP4_ENA 0x00000180 | |
99 | /* SCIF0 */ | |
100 | #define CONFIG_SMSTP7_ENA 0x00200000 | |
101 | ||
11e32910 NI |
102 | /* SD */ |
103 | #define CONFIG_MMC | |
104 | #define CONFIG_CMD_MMC | |
105 | #define CONFIG_GENERIC_MMC | |
106 | #define CONFIG_SH_SDHI_FREQ 97500000 | |
107 | ||
1251e490 | 108 | #endif /* __KOELSCH_H */ |