]>
Commit | Line | Data |
---|---|---|
1251e490 NI |
1 | /* |
2 | * include/configs/koelsch.h | |
3 | * | |
4 | * Copyright (C) 2013 Renesas Electronics Corporation | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0 | |
7 | */ | |
8 | ||
9 | #ifndef __KOELSCH_H | |
10 | #define __KOELSCH_H | |
11 | ||
12 | #undef DEBUG | |
1cc95f6e | 13 | #define CONFIG_ARCH_RMOBILE_BOARD_STRING "Koelsch" |
1251e490 | 14 | |
5ca6dfe6 | 15 | #include "rcar-gen2-common.h" |
b6c96f7f | 16 | |
1251e490 | 17 | /* STACK */ |
1cc95f6e | 18 | #if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT) |
69191fed NI |
19 | #define CONFIG_SYS_INIT_SP_ADDR 0x7003FFFC |
20 | #else | |
21 | #define CONFIG_SYS_INIT_SP_ADDR 0xE633fffC | |
22 | #endif | |
23 | ||
24 | #define STACK_AREA_SIZE 0xC000 | |
1251e490 NI |
25 | #define LOW_LEVEL_MERAM_STACK \ |
26 | (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4) | |
27 | ||
28 | /* MEMORY */ | |
5ca6dfe6 NI |
29 | #define RCAR_GEN2_SDRAM_BASE 0x40000000 |
30 | #define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024) | |
31 | #define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024) | |
1251e490 NI |
32 | |
33 | /* SCIF */ | |
1251e490 NI |
34 | |
35 | /* FLASH */ | |
c71b4dd2 | 36 | #define CONFIG_SPI |
1251e490 | 37 | |
90362c0c | 38 | /* SH Ether */ |
90362c0c NI |
39 | #define CONFIG_SH_ETHER_USE_PORT 0 |
40 | #define CONFIG_SH_ETHER_PHY_ADDR 0x1 | |
41 | #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII | |
42 | #define CONFIG_SH_ETHER_CACHE_WRITEBACK | |
43 | #define CONFIG_SH_ETHER_CACHE_INVALIDATE | |
90362c0c NI |
44 | #define CONFIG_BITBANGMII |
45 | #define CONFIG_BITBANGMII_MULTI | |
46 | #define CONFIG_SH_ETHER_ALIGNE_SIZE 64 | |
47 | ||
1251e490 | 48 | /* Board Clock */ |
ae8e1d9d NI |
49 | #define RMOBILE_XTAL_CLK 20000000u |
50 | #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK | |
51 | #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) | |
1251e490 | 52 | #define CONFIG_SYS_TMU_CLK_DIV 4 |
1251e490 | 53 | |
bb611cce | 54 | /* i2c */ |
bb611cce NI |
55 | #define CONFIG_SYS_I2C |
56 | #define CONFIG_SYS_I2C_SH | |
57 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
58 | #define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3 | |
bb611cce | 59 | #define CONFIG_SYS_I2C_SH_SPEED0 400000 |
bb611cce | 60 | #define CONFIG_SYS_I2C_SH_SPEED1 400000 |
bb611cce NI |
61 | #define CONFIG_SYS_I2C_SH_SPEED2 400000 |
62 | #define CONFIG_SH_I2C_DATA_HIGH 4 | |
63 | #define CONFIG_SH_I2C_DATA_LOW 5 | |
64 | #define CONFIG_SH_I2C_CLOCK 10000000 | |
65 | ||
b8f383b8 NI |
66 | #define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */ |
67 | ||
aa44ae32 | 68 | /* USB */ |
aa44ae32 | 69 | #define CONFIG_USB_EHCI_RMOBILE |
5906fade | 70 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
aa44ae32 | 71 | |
8e2e5886 NI |
72 | /* Module stop status bits */ |
73 | /* INTC-RT */ | |
74 | #define CONFIG_SMSTP0_ENA 0x00400000 | |
75 | /* MSIF*/ | |
76 | #define CONFIG_SMSTP2_ENA 0x00002000 | |
77 | /* INTC-SYS, IRQC */ | |
78 | #define CONFIG_SMSTP4_ENA 0x00000180 | |
79 | /* SCIF0 */ | |
80 | #define CONFIG_SMSTP7_ENA 0x00200000 | |
81 | ||
11e32910 | 82 | /* SD */ |
11e32910 NI |
83 | #define CONFIG_SH_SDHI_FREQ 97500000 |
84 | ||
1251e490 | 85 | #endif /* __KOELSCH_H */ |