]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/kvme080.h
Merge branch 'master' of git://git.denx.de/u-boot-cfi-flash
[people/ms/u-boot.git] / include / configs / kvme080.h
CommitLineData
53dd6ce4
WD
1/*
2 * (C) Copyright 2005
3 * Sangmoon Kim, dogoil@etinsys.com.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __CONFIG_H
25#define __CONFIG_H
26
27#define CONFIG_MPC824X 1
28#define CONFIG_MPC8245 1
29#define CONFIG_KVME080 1
30
31#define CONFIG_CONS_INDEX 1
32
33#define CONFIG_BAUDRATE 115200
34
35#define CONFIG_BOOTDELAY 5
36
37#define CONFIG_IPADDR 192.168.0.2
38#define CONFIG_NETMASK 255.255.255.0
39#define CONFIG_SERVERIP 192.168.0.1
40
41#define CONFIG_BOOTARGS \
42 "console=ttyS0,115200 " \
43 "root=/dev/nfs rw nfsroot=192.168.0.1:/opt/eldk/ppc_82xx " \
44 "ip=192.168.0.2:192.168.0.1:192.168.0.1:255.255.255.0:" \
45 "kvme080:eth0:none " \
46 "mtdparts=phys_mapped_flash:12m(root),-(kernel)"
47
48#define CONFIG_BOOTCOMMAND \
49 "tftp 800000 kvme080/uImage; " \
50 "bootm 800000"
51
52#define CONFIG_LOADADDR 800000
53
54#define CONFIG_BOARD_EARLY_INIT_F
55#define CONFIG_BOARD_EARLY_INIT_R
56#define CONFIG_MISC_INIT_R
57
58#define CONFIG_LOADS_ECHO 1
6d0f6bcf 59#undef CONFIG_SYS_LOADS_BAUD_CHANGE
53dd6ce4
WD
60
61#undef CONFIG_WATCHDOG
62
2fd90ce5
JL
63/*
64 * BOOTP options
65 */
66#define CONFIG_BOOTP_SUBNETMASK
67#define CONFIG_BOOTP_GATEWAY
68#define CONFIG_BOOTP_HOSTNAME
69#define CONFIG_BOOTP_BOOTPATH
70#define CONFIG_BOOTP_BOOTFILESIZE
71
53dd6ce4
WD
72
73#define CONFIG_MAC_PARTITION
74#define CONFIG_DOS_PARTITION
75
76#define CONFIG_RTC_DS164x
77
53dd6ce4 78
bc234c12
JL
79/*
80 * Command line configuration.
81 */
82#include <config_cmd_default.h>
83
84#define CONFIG_CMD_ASKENV
85#define CONFIG_CMD_CACHE
86#define CONFIG_CMD_DATE
87#define CONFIG_CMD_DHCP
88#define CONFIG_CMD_DIAG
89#define CONFIG_CMD_EEPROM
90#define CONFIG_CMD_ELF
91#define CONFIG_CMD_I2C
92#define CONFIG_CMD_JFFS2
93#define CONFIG_CMD_NFS
94#define CONFIG_CMD_PCI
95#define CONFIG_CMD_PING
96#define CONFIG_CMD_SDRAM
97#define CONFIG_CMD_SNTP
53dd6ce4 98
bc234c12
JL
99
100#define CONFIG_NETCONSOLE
53dd6ce4 101
6d0f6bcf
JCPV
102#define CONFIG_SYS_LONGHELP
103#define CONFIG_SYS_PROMPT "=> "
104#define CONFIG_SYS_CBSIZE 256
105#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
106#define CONFIG_SYS_MAXARGS 16
107#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
53dd6ce4 108
6d0f6bcf
JCPV
109#define CONFIG_SYS_MEMTEST_START 0x00400000
110#define CONFIG_SYS_MEMTEST_END 0x07C00000
53dd6ce4 111
6d0f6bcf
JCPV
112#define CONFIG_SYS_LOAD_ADDR 0x00100000
113#define CONFIG_SYS_HZ 1000
53dd6ce4 114
6d0f6bcf 115#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
53dd6ce4 116
6d0f6bcf
JCPV
117#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
118#define CONFIG_SYS_INIT_RAM_END 0x1000
119#define CONFIG_SYS_GBL_DATA_SIZE 128
120#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
53dd6ce4 121
6d0f6bcf
JCPV
122#define CONFIG_SYS_SDRAM_BASE 0x00000000
123#define CONFIG_SYS_FLASH_BASE 0x7C000000
124#define CONFIG_SYS_EUMB_ADDR 0xFC000000
125#define CONFIG_SYS_NVRAM_BASE_ADDR 0xFF000000
126#define CONFIG_SYS_NS16550_COM1 0xFF080000
127#define CONFIG_SYS_NS16550_COM2 0xFF080010
128#define CONFIG_SYS_NS16550_COM3 0xFF080020
129#define CONFIG_SYS_NS16550_COM4 0xFF080030
130#define CONFIG_SYS_RESET_ADDRESS 0xFFF00100
53dd6ce4 131
6d0f6bcf
JCPV
132#define CONFIG_SYS_MAX_RAM_SIZE 0x20000000
133#define CONFIG_SYS_FLASH_SIZE (16 * 1024 * 1024)
134#define CONFIG_SYS_NVRAM_SIZE 0x7FFF8
53dd6ce4
WD
135
136#define CONFIG_VERY_BIG_RAM
137
6d0f6bcf
JCPV
138#define CONFIG_SYS_MONITOR_LEN 0x00040000
139#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
140#define CONFIG_SYS_MALLOC_LEN (512 << 10)
53dd6ce4 141
6d0f6bcf 142#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
53dd6ce4 143
6d0f6bcf 144#define CONFIG_SYS_FLASH_CFI
00b1883a 145#define CONFIG_FLASH_CFI_DRIVER
6d0f6bcf
JCPV
146#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
147#define CONFIG_SYS_FLASH_PROTECTION
148#define CONFIG_SYS_FLASH_EMPTY_INFO
149#define CONFIG_SYS_FLASH_PROTECT_CLEAR
53dd6ce4 150
6d0f6bcf
JCPV
151#define CONFIG_SYS_MAX_FLASH_BANKS 1
152#define CONFIG_SYS_MAX_FLASH_SECT 256
53dd6ce4 153
6d0f6bcf
JCPV
154#define CONFIG_SYS_FLASH_ERASE_TOUT 120000
155#define CONFIG_SYS_FLASH_WRITE_TOUT 500
53dd6ce4 156
6d0f6bcf
JCPV
157#define CONFIG_SYS_JFFS2_FIRST_BANK 0
158#define CONFIG_SYS_JFFS2_NUM_BANKS 1
53dd6ce4 159
9314cee6 160#define CONFIG_ENV_IS_IN_NVRAM 1
53dd6ce4 161#define CONFIG_ENV_OVERWRITE 1
6d0f6bcf
JCPV
162#define CONFIG_SYS_NVRAM_ACCESS_ROUTINE
163#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
0e8d1586
JCPV
164#define CONFIG_ENV_SIZE 0x400
165#define CONFIG_ENV_OFFSET 0
53dd6ce4 166
6d0f6bcf
JCPV
167#define CONFIG_SYS_NS16550
168#define CONFIG_SYS_NS16550_SERIAL
169#define CONFIG_SYS_NS16550_REG_SIZE 1
170#define CONFIG_SYS_NS16550_CLK 14745600
53dd6ce4
WD
171
172#define CONFIG_PCI
173#define CONFIG_PCI_PNP
174
175#define CONFIG_NET_MULTI
176#define CONFIG_EEPRO100
177#define CONFIG_EEPRO100_SROM_WRITE
178
6d0f6bcf 179#define CONFIG_SYS_RX_ETH_BUFFER 8
53dd6ce4
WD
180
181#define CONFIG_HARD_I2C 1
6d0f6bcf
JCPV
182#define CONFIG_SYS_I2C_SPEED 400000
183#define CONFIG_SYS_I2C_SLAVE 0x7F
53dd6ce4 184
6d0f6bcf
JCPV
185#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
186#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
187#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
188#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
53dd6ce4
WD
189
190#define CONFIG_SYS_CLK_FREQ 33333333
191
6d0f6bcf 192#define CONFIG_SYS_CACHELINE_SIZE 32
bc234c12 193#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 194# define CONFIG_SYS_CACHELINE_SHIFT 5
53dd6ce4
WD
195#endif
196
6d0f6bcf
JCPV
197#define CONFIG_SYS_DLL_EXTEND 0x00
198#define CONFIG_SYS_PCI_HOLD_DEL 0x20
199
200#define CONFIG_SYS_ROMNAL 15
201#define CONFIG_SYS_ROMFAL 31
202
203#define CONFIG_SYS_REFINT 430
204
205#define CONFIG_SYS_DBUS_SIZE2 1
206
207#define CONFIG_SYS_BSTOPRE 121
208#define CONFIG_SYS_REFREC 8
209#define CONFIG_SYS_RDLAT 4
210#define CONFIG_SYS_PRETOACT 3
211#define CONFIG_SYS_ACTTOPRE 5
212#define CONFIG_SYS_ACTORW 3
213#define CONFIG_SYS_SDMODE_CAS_LAT 3
214#define CONFIG_SYS_SDMODE_WRAP 0
215
216#define CONFIG_SYS_REGISTERD_TYPE_BUFFER 1
217#define CONFIG_SYS_EXTROM 1
218#define CONFIG_SYS_REGDIMM 0
219
220#define CONFIG_SYS_BANK0_START 0x00000000
221#define CONFIG_SYS_BANK0_END (0x4000000 - 1)
222#define CONFIG_SYS_BANK0_ENABLE 1
223#define CONFIG_SYS_BANK1_START 0x04000000
224#define CONFIG_SYS_BANK1_END (0x8000000 - 1)
225#define CONFIG_SYS_BANK1_ENABLE 1
226#define CONFIG_SYS_BANK2_START 0x3ff00000
227#define CONFIG_SYS_BANK2_END 0x3fffffff
228#define CONFIG_SYS_BANK2_ENABLE 0
229#define CONFIG_SYS_BANK3_START 0x3ff00000
230#define CONFIG_SYS_BANK3_END 0x3fffffff
231#define CONFIG_SYS_BANK3_ENABLE 0
232#define CONFIG_SYS_BANK4_START 0x00000000
233#define CONFIG_SYS_BANK4_END 0x00000000
234#define CONFIG_SYS_BANK4_ENABLE 0
235#define CONFIG_SYS_BANK5_START 0x00000000
236#define CONFIG_SYS_BANK5_END 0x00000000
237#define CONFIG_SYS_BANK5_ENABLE 0
238#define CONFIG_SYS_BANK6_START 0x00000000
239#define CONFIG_SYS_BANK6_END 0x00000000
240#define CONFIG_SYS_BANK6_ENABLE 0
241#define CONFIG_SYS_BANK7_START 0x00000000
242#define CONFIG_SYS_BANK7_END 0x00000000
243#define CONFIG_SYS_BANK7_ENABLE 0
244
245#define CONFIG_SYS_BANK_ENABLE 0x03
246
247#define CONFIG_SYS_ODCR 0x75
248#define CONFIG_SYS_PGMAX 0x32
249
250#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
251#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
252
253#define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10 | BATL_MEMCOHERENCE)
254#define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
255
256#define CONFIG_SYS_IBAT2L (0x80000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
257#define CONFIG_SYS_IBAT2U (0x80000000 | BATU_BL_256M | BATU_VS | BATU_VP)
258
259#define CONFIG_SYS_IBAT3L (0xF0000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
260#define CONFIG_SYS_IBAT3U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP)
261
262#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
263#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
264#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
265#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
266#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
267#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
268#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
269#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
53dd6ce4
WD
270
271#define BOOTFLAG_COLD 0x01
272#define BOOTFLAG_WARM 0x02
273
274#endif /* __CONFIG_H */