]>
Commit | Line | Data |
---|---|---|
9d044fcb PK |
1 | /* |
2 | * Copyright 2016 Freescale Semiconductor | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef __LS1012A_COMMON_H | |
8 | #define __LS1012A_COMMON_H | |
9 | ||
10 | #define CONFIG_FSL_LAYERSCAPE | |
9d044fcb PK |
11 | #define CONFIG_GICV2 |
12 | ||
9d044fcb | 13 | #include <asm/arch/config.h> |
9f076dbe | 14 | #include <asm/arch/stream_id_lsch2.h> |
9d044fcb PK |
15 | |
16 | #define CONFIG_SUPPORT_RAW_INITRD | |
17 | ||
18 | #define CONFIG_DISPLAY_BOARDINFO_LATE | |
19 | ||
904110c7 | 20 | #define CONFIG_SYS_CLK_FREQ 125000000 |
9d044fcb PK |
21 | |
22 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
9d044fcb PK |
23 | |
24 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0) | |
25 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000) | |
26 | ||
27 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 | |
28 | #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 | |
29 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
7d559604 | 30 | #define CONFIG_SYS_DDR_BLOCK2_BASE 0x880000000ULL |
9d044fcb PK |
31 | |
32 | /* Generic Timer Definitions */ | |
b584510f | 33 | #define COUNTER_FREQUENCY 25000000 /* 25MHz */ |
9d044fcb PK |
34 | |
35 | /* CSU */ | |
36 | #define CONFIG_LAYERSCAPE_NS_ACCESS | |
37 | ||
38 | /* Size of malloc() pool */ | |
39 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024) | |
40 | ||
41 | /*SPI device */ | |
42 | #ifdef CONFIG_QSPI_BOOT | |
43 | #define CONFIG_SYS_QE_FW_IN_SPIFLASH | |
44 | #define CONFIG_SYS_FMAN_FW_ADDR 0x400d0000 | |
45 | #define CONFIG_ENV_SPI_BUS 0 | |
46 | #define CONFIG_ENV_SPI_CS 0 | |
47 | #define CONFIG_ENV_SPI_MAX_HZ 1000000 | |
48 | #define CONFIG_ENV_SPI_MODE 0x03 | |
49 | #define CONFIG_SPI_FLASH_SPANSION | |
50 | #define CONFIG_FSL_SPI_INTERFACE | |
51 | #define CONFIG_SF_DATAFLASH | |
52 | ||
53 | #define CONFIG_FSL_QSPI | |
54 | #define QSPI0_AMBA_BASE 0x40000000 | |
55 | #define CONFIG_SPI_FLASH_SPANSION | |
9d044fcb | 56 | |
5e3f763a | 57 | #define FSL_QSPI_FLASH_SIZE SZ_64M |
9d044fcb PK |
58 | #define FSL_QSPI_FLASH_NUM 2 |
59 | ||
60 | /* | |
61 | * Environment | |
62 | */ | |
63 | #define CONFIG_ENV_OVERWRITE | |
64 | ||
9d044fcb | 65 | #define CONFIG_ENV_SIZE 0x40000 /* 256KB */ |
4def378f | 66 | #define CONFIG_ENV_OFFSET 0x300000 /* 3MB */ |
9d044fcb PK |
67 | #define CONFIG_ENV_SECT_SIZE 0x40000 |
68 | #endif | |
69 | ||
ae02cf03 YT |
70 | /* SATA */ |
71 | #define CONFIG_SCSI_AHCI_PLAT | |
72 | ||
73 | #define CONFIG_SYS_SATA AHCI_BASE_ADDR | |
74 | ||
75 | #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1 | |
76 | #define CONFIG_SYS_SCSI_MAX_LUN 1 | |
77 | #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \ | |
78 | CONFIG_SYS_SCSI_MAX_LUN) | |
79 | ||
9d044fcb PK |
80 | /* I2C */ |
81 | #define CONFIG_SYS_I2C | |
82 | #define CONFIG_SYS_I2C_MXC | |
83 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ | |
84 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
85 | ||
86 | #define CONFIG_CONS_INDEX 1 | |
87 | #define CONFIG_SYS_NS16550_SERIAL | |
88 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
904110c7 | 89 | #define CONFIG_SYS_NS16550_CLK (get_serial_clock()) |
9d044fcb | 90 | |
9d044fcb PK |
91 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
92 | ||
9d044fcb PK |
93 | #define CONFIG_SYS_HZ 1000 |
94 | ||
95 | #define CONFIG_HWCONFIG | |
96 | #define HWCONFIG_BUFFER_SIZE 128 | |
97 | ||
a81357a2 RB |
98 | #include <config_distro_defaults.h> |
99 | #ifndef CONFIG_SPL_BUILD | |
100 | #define BOOT_TARGET_DEVICES(func) \ | |
ae02cf03 | 101 | func(SCSI, scsi, 0) \ |
a81357a2 RB |
102 | func(MMC, mmc, 0) \ |
103 | func(USB, usb, 0) | |
104 | #include <config_distro_bootcmd.h> | |
105 | #endif | |
106 | ||
9d044fcb PK |
107 | /* Initial environment variables */ |
108 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
9d044fcb | 109 | "verify=no\0" \ |
9d044fcb PK |
110 | "loadaddr=0x80100000\0" \ |
111 | "kernel_addr=0x100000\0" \ | |
9d044fcb PK |
112 | "fdt_high=0xffffffffffffffff\0" \ |
113 | "initrd_high=0xffffffffffffffff\0" \ | |
4def378f | 114 | "kernel_start=0x1000000\0" \ |
9d044fcb PK |
115 | "kernel_load=0xa0000000\0" \ |
116 | "kernel_size=0x2800000\0" \ | |
9d044fcb | 117 | |
a81357a2 | 118 | #undef CONFIG_BOOTCOMMAND |
9d044fcb PK |
119 | #define CONFIG_BOOTCOMMAND "sf probe 0:0; sf read $kernel_load "\ |
120 | "$kernel_start $kernel_size && "\ | |
121 | "bootm $kernel_load" | |
9d044fcb PK |
122 | |
123 | /* Monitor Command Prompt */ | |
124 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
9d044fcb | 125 | #define CONFIG_SYS_LONGHELP |
9d044fcb PK |
126 | #define CONFIG_AUTO_COMPLETE |
127 | #define CONFIG_SYS_MAXARGS 64 /* max command args */ | |
128 | ||
9d044fcb PK |
129 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ |
130 | ||
457e51cf SG |
131 | #include <asm/arch/soc.h> |
132 | ||
9d044fcb | 133 | #endif /* __LS1012A_COMMON_H */ |