]>
Commit | Line | Data |
---|---|---|
9d044fcb PK |
1 | /* |
2 | * Copyright 2016 Freescale Semiconductor | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef __LS1012A_COMMON_H | |
8 | #define __LS1012A_COMMON_H | |
9 | ||
10 | #define CONFIG_FSL_LAYERSCAPE | |
9d044fcb PK |
11 | #define CONFIG_GICV2 |
12 | ||
9d044fcb | 13 | #include <asm/arch/config.h> |
9f076dbe | 14 | #include <asm/arch/stream_id_lsch2.h> |
9d044fcb | 15 | |
9d044fcb PK |
16 | #define CONFIG_DISPLAY_BOARDINFO_LATE |
17 | ||
904110c7 | 18 | #define CONFIG_SYS_CLK_FREQ 125000000 |
9d044fcb PK |
19 | |
20 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
9d044fcb PK |
21 | |
22 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0) | |
23 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000) | |
24 | ||
25 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 | |
26 | #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 | |
27 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
7d559604 | 28 | #define CONFIG_SYS_DDR_BLOCK2_BASE 0x880000000ULL |
9d044fcb PK |
29 | |
30 | /* Generic Timer Definitions */ | |
b584510f | 31 | #define COUNTER_FREQUENCY 25000000 /* 25MHz */ |
9d044fcb PK |
32 | |
33 | /* CSU */ | |
34 | #define CONFIG_LAYERSCAPE_NS_ACCESS | |
35 | ||
36 | /* Size of malloc() pool */ | |
37 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024) | |
38 | ||
39 | /*SPI device */ | |
40 | #ifdef CONFIG_QSPI_BOOT | |
41 | #define CONFIG_SYS_QE_FW_IN_SPIFLASH | |
42 | #define CONFIG_SYS_FMAN_FW_ADDR 0x400d0000 | |
43 | #define CONFIG_ENV_SPI_BUS 0 | |
44 | #define CONFIG_ENV_SPI_CS 0 | |
45 | #define CONFIG_ENV_SPI_MAX_HZ 1000000 | |
46 | #define CONFIG_ENV_SPI_MODE 0x03 | |
47 | #define CONFIG_SPI_FLASH_SPANSION | |
48 | #define CONFIG_FSL_SPI_INTERFACE | |
49 | #define CONFIG_SF_DATAFLASH | |
50 | ||
51 | #define CONFIG_FSL_QSPI | |
52 | #define QSPI0_AMBA_BASE 0x40000000 | |
53 | #define CONFIG_SPI_FLASH_SPANSION | |
9d044fcb | 54 | |
5e3f763a | 55 | #define FSL_QSPI_FLASH_SIZE SZ_64M |
9d044fcb PK |
56 | #define FSL_QSPI_FLASH_NUM 2 |
57 | ||
58 | /* | |
59 | * Environment | |
60 | */ | |
61 | #define CONFIG_ENV_OVERWRITE | |
62 | ||
9d044fcb | 63 | #define CONFIG_ENV_SIZE 0x40000 /* 256KB */ |
4def378f | 64 | #define CONFIG_ENV_OFFSET 0x300000 /* 3MB */ |
9d044fcb PK |
65 | #define CONFIG_ENV_SECT_SIZE 0x40000 |
66 | #endif | |
67 | ||
ae02cf03 YT |
68 | /* SATA */ |
69 | #define CONFIG_SCSI_AHCI_PLAT | |
70 | ||
71 | #define CONFIG_SYS_SATA AHCI_BASE_ADDR | |
72 | ||
73 | #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1 | |
74 | #define CONFIG_SYS_SCSI_MAX_LUN 1 | |
75 | #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \ | |
76 | CONFIG_SYS_SCSI_MAX_LUN) | |
77 | ||
9d044fcb PK |
78 | /* I2C */ |
79 | #define CONFIG_SYS_I2C | |
80 | #define CONFIG_SYS_I2C_MXC | |
81 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ | |
82 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
83 | ||
84 | #define CONFIG_CONS_INDEX 1 | |
85 | #define CONFIG_SYS_NS16550_SERIAL | |
86 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
904110c7 | 87 | #define CONFIG_SYS_NS16550_CLK (get_serial_clock()) |
9d044fcb | 88 | |
9d044fcb PK |
89 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
90 | ||
9d044fcb PK |
91 | #define CONFIG_SYS_HZ 1000 |
92 | ||
93 | #define CONFIG_HWCONFIG | |
94 | #define HWCONFIG_BUFFER_SIZE 128 | |
95 | ||
a81357a2 RB |
96 | #include <config_distro_defaults.h> |
97 | #ifndef CONFIG_SPL_BUILD | |
98 | #define BOOT_TARGET_DEVICES(func) \ | |
ae02cf03 | 99 | func(SCSI, scsi, 0) \ |
a81357a2 RB |
100 | func(MMC, mmc, 0) \ |
101 | func(USB, usb, 0) | |
102 | #include <config_distro_bootcmd.h> | |
103 | #endif | |
104 | ||
9d044fcb PK |
105 | /* Initial environment variables */ |
106 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
9d044fcb | 107 | "verify=no\0" \ |
9d044fcb PK |
108 | "loadaddr=0x80100000\0" \ |
109 | "kernel_addr=0x100000\0" \ | |
9d044fcb PK |
110 | "fdt_high=0xffffffffffffffff\0" \ |
111 | "initrd_high=0xffffffffffffffff\0" \ | |
4def378f | 112 | "kernel_start=0x1000000\0" \ |
9d044fcb PK |
113 | "kernel_load=0xa0000000\0" \ |
114 | "kernel_size=0x2800000\0" \ | |
9d044fcb | 115 | |
a81357a2 | 116 | #undef CONFIG_BOOTCOMMAND |
9d044fcb PK |
117 | #define CONFIG_BOOTCOMMAND "sf probe 0:0; sf read $kernel_load "\ |
118 | "$kernel_start $kernel_size && "\ | |
119 | "bootm $kernel_load" | |
9d044fcb PK |
120 | |
121 | /* Monitor Command Prompt */ | |
122 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
9d044fcb PK |
123 | #define CONFIG_SYS_MAXARGS 64 /* max command args */ |
124 | ||
9d044fcb PK |
125 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ |
126 | ||
457e51cf SG |
127 | #include <asm/arch/soc.h> |
128 | ||
9d044fcb | 129 | #endif /* __LS1012A_COMMON_H */ |