]>
Commit | Line | Data |
---|---|---|
353f36d9 YT |
1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
2 | /* | |
34f39ce8 | 3 | * Copyright 2019-2021 NXP |
353f36d9 YT |
4 | */ |
5 | ||
6 | #ifndef __L1028A_COMMON_H | |
7 | #define __L1028A_COMMON_H | |
8 | ||
9 | #define CONFIG_REMAKE_ELF | |
353f36d9 YT |
10 | #define CONFIG_MP |
11 | ||
12 | #include <asm/arch/stream_id_lsch3.h> | |
13 | #include <asm/arch/config.h> | |
14 | #include <asm/arch/soc.h> | |
15 | ||
16 | /* Link Definitions */ | |
17 | #define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE | |
18 | ||
353f36d9 YT |
19 | #define CONFIG_VERY_BIG_RAM |
20 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL | |
21 | #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 | |
22 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
23 | #define CONFIG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL | |
24 | #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 1 | |
25 | ||
353f36d9 YT |
26 | /* |
27 | * SMP Definitinos | |
28 | */ | |
3d3fe8b1 | 29 | #define CPU_RELEASE_ADDR secondary_boot_addr |
353f36d9 YT |
30 | |
31 | /* Generic Timer Definitions */ | |
32 | #define COUNTER_FREQUENCY 25000000 /* 25MHz */ | |
33 | ||
34 | /* Size of malloc() pool */ | |
35 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2048 * 1024) | |
36 | ||
90281f4c BL |
37 | /* GPIO */ |
38 | #ifdef CONFIG_DM_GPIO | |
39 | #ifndef CONFIG_MPC8XXX_GPIO | |
40 | #define CONFIG_MPC8XXX_GPIO | |
41 | #endif | |
42 | #endif | |
43 | ||
353f36d9 | 44 | /* I2C */ |
353f36d9 YT |
45 | |
46 | /* Serial Port */ | |
353f36d9 YT |
47 | #define CONFIG_SYS_NS16550_SERIAL |
48 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
49 | #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2) | |
50 | ||
353f36d9 YT |
51 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
52 | ||
53 | /* Miscellaneous configurable options */ | |
353f36d9 YT |
54 | |
55 | /* Physical Memory Map */ | |
56 | #define CONFIG_CHIP_SELECTS_PER_CTRL 4 | |
57 | ||
58 | #define CONFIG_HWCONFIG | |
59 | #define HWCONFIG_BUFFER_SIZE 128 | |
60 | ||
353f36d9 YT |
61 | #define BOOT_TARGET_DEVICES(func) \ |
62 | func(MMC, mmc, 0) \ | |
0de19abc | 63 | func(MMC, mmc, 1) \ |
81d9e550 YT |
64 | func(USB, usb, 0) \ |
65 | func(DHCP, dhcp, na) | |
353f36d9 YT |
66 | #include <config_distro_bootcmd.h> |
67 | ||
353f36d9 YT |
68 | #undef CONFIG_BOOTCOMMAND |
69 | ||
0de19abc YT |
70 | #define XSPI_NOR_BOOTCOMMAND \ |
71 | "run xspi_hdploadcmd; run distro_bootcmd; run xspi_bootcmd; " \ | |
72 | "env exists secureboot && esbc_halt;;" | |
353f36d9 | 73 | #define SD_BOOTCOMMAND \ |
0de19abc YT |
74 | "run sd_hdploadcmd; run distro_bootcmd;run sd_bootcmd; " \ |
75 | "env exists secureboot && esbc_halt;" | |
76 | #define SD2_BOOTCOMMAND \ | |
77 | "run emmc_hdploadcmd; run distro_bootcmd;run emmc_bootcmd; " \ | |
353f36d9 YT |
78 | "env exists secureboot && esbc_halt;" |
79 | ||
80 | /* Monitor Command Prompt */ | |
81 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
82 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
83 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
84 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */ | |
85 | ||
353f36d9 YT |
86 | #define CONFIG_SYS_MAXARGS 64 /* max command args */ |
87 | ||
88 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
89 | ||
353f36d9 | 90 | #define OCRAM_NONSECURE_SIZE 0x00010000 |
353f36d9 | 91 | #define CONFIG_SYS_FSL_QSPI_BASE 0x20000000 |
353f36d9 YT |
92 | |
93 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE | |
94 | ||
353f36d9 YT |
95 | /* I2C bus multiplexer */ |
96 | #define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/ | |
97 | #define I2C_MUX_CH_DEFAULT 0x8 | |
98 | ||
99 | /* EEPROM */ | |
353f36d9 YT |
100 | #define CONFIG_SYS_I2C_EEPROM_NXID |
101 | #define CONFIG_SYS_EEPROM_BUS_NUM 0 | |
353f36d9 | 102 | |
f76d88b0 WH |
103 | /* DisplayPort */ |
104 | #define DP_PWD_EN_DEFAULT_MASK 0x8 | |
105 | ||
5536c3c9 | 106 | #ifdef CONFIG_NXP_ESBC |
a1e126bf YT |
107 | #include <asm/fsl_secure_boot.h> |
108 | #endif | |
109 | ||
ff6c6b2d AM |
110 | /* Ethernet */ |
111 | /* smallest ENETC BD ring has 8 entries */ | |
112 | #define CONFIG_SYS_RX_ETH_BUFFER 8 | |
113 | ||
353f36d9 | 114 | #endif /* __L1028A_COMMON_H */ |