]>
Commit | Line | Data |
---|---|---|
f749db3a | 1 | /* |
89a168f7 | 2 | * Copyright 2017 NXP |
f749db3a YS |
3 | * Copyright (C) 2014 Freescale Semiconductor |
4 | * | |
5 | * SPDX-License-Identifier: GPL-2.0+ | |
6 | */ | |
7 | ||
8 | #ifndef __LS2_COMMON_H | |
9 | #define __LS2_COMMON_H | |
10 | ||
f749db3a | 11 | #define CONFIG_REMAKE_ELF |
9f3183d2 | 12 | #define CONFIG_FSL_LAYERSCAPE |
9f3183d2 | 13 | #define CONFIG_MP |
f749db3a | 14 | #define CONFIG_GICV3 |
9c66ce66 | 15 | #define CONFIG_FSL_TZPC_BP147 |
f749db3a | 16 | |
08c5130d | 17 | #include <asm/arch/stream_id_lsch3.h> |
9f3183d2 | 18 | #include <asm/arch/config.h> |
31d34c6c | 19 | |
9f3183d2 MH |
20 | /* Link Definitions */ |
21 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0) | |
22 | ||
422cb08a | 23 | /* We need architecture specific misc initializations */ |
422cb08a | 24 | |
f749db3a | 25 | /* Link Definitions */ |
a646f669 | 26 | #ifndef CONFIG_QSPI_BOOT |
b2d5ac59 SW |
27 | #ifdef CONFIG_SPL |
28 | #define CONFIG_SYS_TEXT_BASE 0x80400000 | |
29 | #else | |
f3f8c564 | 30 | #define CONFIG_SYS_TEXT_BASE 0x30100000 |
b2d5ac59 | 31 | #endif |
89a168f7 PJ |
32 | #else |
33 | #define CONFIG_SYS_TEXT_BASE 0x20100000 | |
89a168f7 PJ |
34 | #define CONFIG_ENV_SIZE 0x2000 /* 8KB */ |
35 | #define CONFIG_ENV_OFFSET 0x300000 /* 3MB */ | |
36 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
a646f669 | 37 | #endif |
f749db3a | 38 | |
f749db3a YS |
39 | #define CONFIG_SUPPORT_RAW_INITRD |
40 | ||
41 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
f749db3a | 42 | |
b2d5ac59 | 43 | #ifndef CONFIG_SPL |
f749db3a | 44 | #define CONFIG_FSL_DDR_INTERACTIVE /* Interactive debugging */ |
b2d5ac59 | 45 | #endif |
f749db3a | 46 | #ifndef CONFIG_SYS_FSL_DDR4 |
f749db3a YS |
47 | #define CONFIG_SYS_DDR_RAW_TIMING |
48 | #endif | |
f749db3a YS |
49 | |
50 | #define CONFIG_SYS_FSL_DDR_INTLV_256B /* force 256 byte interleaving */ | |
51 | ||
9f3183d2 | 52 | #define CONFIG_VERY_BIG_RAM |
f749db3a YS |
53 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL |
54 | #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0 | |
55 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
56 | #define CONFIG_SYS_DDR_BLOCK2_BASE 0x8080000000ULL | |
d9c68b14 YS |
57 | #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 2 |
58 | ||
8bfa301b YS |
59 | /* |
60 | * SMP Definitinos | |
61 | */ | |
62 | #define CPU_RELEASE_ADDR secondary_boot_func | |
63 | ||
d9c68b14 | 64 | #define CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS |
44937214 | 65 | #ifdef CONFIG_SYS_FSL_HAS_DP_DDR |
d9c68b14 YS |
66 | #define CONFIG_SYS_DP_DDR_BASE 0x6000000000ULL |
67 | /* | |
68 | * DDR controller use 0 as the base address for binding. | |
69 | * It is mapped to CONFIG_SYS_DP_DDR_BASE for core to access. | |
70 | */ | |
71 | #define CONFIG_SYS_DP_DDR_BASE_PHY 0 | |
72 | #define CONFIG_DP_DDR_CTRL 2 | |
73 | #define CONFIG_DP_DDR_NUM_CTRLS 1 | |
44937214 | 74 | #endif |
f749db3a YS |
75 | |
76 | /* Generic Timer Definitions */ | |
207774b2 YS |
77 | /* |
78 | * This is not an accurate number. It is used in start.S. The frequency | |
79 | * will be udpated later when get_bus_freq(0) is available. | |
80 | */ | |
81 | #define COUNTER_FREQUENCY 25000000 /* 25MHz */ | |
f749db3a YS |
82 | |
83 | /* Size of malloc() pool */ | |
aa66acbf | 84 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2048 * 1024) |
f749db3a YS |
85 | |
86 | /* I2C */ | |
f749db3a YS |
87 | #define CONFIG_SYS_I2C |
88 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
89 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
90 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e YS |
91 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
92 | #define CONFIG_SYS_I2C_MXC_I2C4 /* enable I2C bus 4 */ | |
f749db3a YS |
93 | |
94 | /* Serial Port */ | |
7288c2c2 | 95 | #define CONFIG_CONS_INDEX 1 |
f749db3a YS |
96 | #define CONFIG_SYS_NS16550_SERIAL |
97 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
3564208e | 98 | #define CONFIG_SYS_NS16550_CLK (get_serial_clock()) |
f749db3a | 99 | |
f749db3a YS |
100 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
101 | ||
102 | /* IFC */ | |
103 | #define CONFIG_FSL_IFC | |
f3f8c564 | 104 | |
f749db3a | 105 | /* |
7288c2c2 YS |
106 | * During booting, IFC is mapped at the region of 0x30000000. |
107 | * But this region is limited to 256MB. To accommodate NOR, promjet | |
108 | * and FPGA. This region is divided as below: | |
109 | * 0x30000000 - 0x37ffffff : 128MB : NOR flash | |
110 | * 0x38000000 - 0x3BFFFFFF : 64MB : Promjet | |
111 | * 0x3C000000 - 0x40000000 : 64MB : FPGA etc | |
112 | * | |
113 | * To accommodate bigger NOR flash and other devices, we will map IFC | |
114 | * chip selects to as below: | |
115 | * 0x5_1000_0000..0x5_1fff_ffff Memory Hole | |
116 | * 0x5_2000_0000..0x5_3fff_ffff IFC CSx (FPGA, NAND and others 512MB) | |
117 | * 0x5_4000_0000..0x5_7fff_ffff ASIC or others 1GB | |
118 | * 0x5_8000_0000..0x5_bfff_ffff IFC CS0 1GB (NOR/Promjet) | |
119 | * 0x5_C000_0000..0x5_ffff_ffff IFC CS1 1GB (NOR/Promjet) | |
120 | * | |
121 | * For e.g. NOR flash at CS0 will be mapped to 0x580000000 after relocation. | |
f749db3a YS |
122 | * CONFIG_SYS_FLASH_BASE has the final address (core view) |
123 | * CONFIG_SYS_FLASH_BASE_PHYS has the final address (IFC view) | |
124 | * CONFIG_SYS_FLASH_BASE_PHYS_EARLY has the temporary IFC address | |
125 | * CONFIG_SYS_TEXT_BASE is linked to 0x30000000 for booting | |
126 | */ | |
7288c2c2 | 127 | |
f749db3a YS |
128 | #define CONFIG_SYS_FLASH_BASE 0x580000000ULL |
129 | #define CONFIG_SYS_FLASH_BASE_PHYS 0x80000000 | |
130 | #define CONFIG_SYS_FLASH_BASE_PHYS_EARLY 0x00000000 | |
131 | ||
7288c2c2 YS |
132 | #define CONFIG_SYS_FLASH1_BASE_PHYS 0xC0000000 |
133 | #define CONFIG_SYS_FLASH1_BASE_PHYS_EARLY 0x8000000 | |
134 | ||
7288c2c2 YS |
135 | #ifndef __ASSEMBLY__ |
136 | unsigned long long get_qixis_addr(void); | |
137 | #endif | |
138 | #define QIXIS_BASE get_qixis_addr() | |
139 | #define QIXIS_BASE_PHYS 0x20000000 | |
140 | #define QIXIS_BASE_PHYS_EARLY 0xC000000 | |
8b06460e YL |
141 | #define QIXIS_STAT_PRES1 0xb |
142 | #define QIXIS_SDID_MASK 0x07 | |
143 | #define QIXIS_ESDHC_NO_ADAPTER 0x7 | |
7288c2c2 YS |
144 | |
145 | #define CONFIG_SYS_NAND_BASE 0x530000000ULL | |
146 | #define CONFIG_SYS_NAND_BASE_PHYS 0x30000000 | |
e211c12e | 147 | |
f749db3a | 148 | /* MC firmware */ |
f749db3a | 149 | /* TODO Actual DPL max length needs to be confirmed with the MC FW team */ |
125e2bc1 GR |
150 | #define CONFIG_SYS_LS_MC_DPC_MAX_LENGTH 0x20000 |
151 | #define CONFIG_SYS_LS_MC_DRAM_DPC_OFFSET 0x00F00000 | |
152 | #define CONFIG_SYS_LS_MC_DPL_MAX_LENGTH 0x20000 | |
153 | #define CONFIG_SYS_LS_MC_DRAM_DPL_OFFSET 0x00F20000 | |
3c1d218a | 154 | /* For LS2085A */ |
c1000c12 GR |
155 | #define CONFIG_SYS_LS_MC_AIOP_IMG_MAX_LENGTH 0x200000 |
156 | #define CONFIG_SYS_LS_MC_DRAM_AIOP_IMG_OFFSET 0x07000000 | |
f749db3a | 157 | |
33a8991a BP |
158 | /* Define phy_reset function to boot the MC based on mcinitcmd. |
159 | * This happens late enough to properly fixup u-boot env MAC addresses. | |
160 | */ | |
161 | #define CONFIG_RESET_PHY_R | |
162 | ||
5c055089 PK |
163 | /* |
164 | * Carve out a DDR region which will not be used by u-boot/Linux | |
165 | * | |
166 | * It will be used by MC and Debug Server. The MC region must be | |
167 | * 512MB aligned, so the min size to hide is 512MB. | |
168 | */ | |
b63a9506 | 169 | #ifdef CONFIG_FSL_MC_ENET |
52c11d4f | 170 | #define CONFIG_SYS_LS_MC_DRAM_BLOCK_MIN_SIZE (512UL * 1024 * 1024) |
f749db3a YS |
171 | #endif |
172 | ||
173 | /* Command line configuration */ | |
f749db3a YS |
174 | |
175 | /* Miscellaneous configurable options */ | |
176 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000) | |
177 | ||
178 | /* Physical Memory Map */ | |
179 | /* fixme: these need to be checked against the board */ | |
180 | #define CONFIG_CHIP_SELECTS_PER_CTRL 4 | |
f749db3a | 181 | |
d9c68b14 | 182 | #define CONFIG_NR_DRAM_BANKS 3 |
f749db3a | 183 | |
f749db3a YS |
184 | #define CONFIG_HWCONFIG |
185 | #define HWCONFIG_BUFFER_SIZE 128 | |
186 | ||
1d3a76fa AW |
187 | /* Allow to overwrite serial and ethaddr */ |
188 | #define CONFIG_ENV_OVERWRITE | |
189 | ||
f749db3a YS |
190 | /* Initial environment variables */ |
191 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
192 | "hwconfig=fsl_ddr:bank_intlv=auto\0" \ | |
193 | "loadaddr=0x80100000\0" \ | |
194 | "kernel_addr=0x100000\0" \ | |
195 | "ramdisk_addr=0x800000\0" \ | |
196 | "ramdisk_size=0x2000000\0" \ | |
f3f8c564 | 197 | "fdt_high=0xa0000000\0" \ |
f749db3a | 198 | "initrd_high=0xffffffffffffffff\0" \ |
f5bf23d8 | 199 | "kernel_start=0x581000000\0" \ |
052ddd5c | 200 | "kernel_load=0xa0000000\0" \ |
97421bd2 | 201 | "kernel_size=0x2800000\0" \ |
16ed8560 | 202 | "console=ttyAMA0,38400n8\0" \ |
f5bf23d8 SK |
203 | "mcinitcmd=fsl_mc start mc 0x580a00000" \ |
204 | " 0x580e00000 \0" | |
f749db3a | 205 | |
56cd0760 | 206 | #define CONFIG_BOOTARGS "console=ttyS0,115200 root=/dev/ram0 " \ |
ed77b704 | 207 | "earlycon=uart8250,mmio,0x21c0500 " \ |
34cc7546 | 208 | "ramdisk_size=0x2000000 default_hugepagesz=2m" \ |
9e71bb9c | 209 | " hugepagesz=2m hugepages=256" |
1f55a938 SK |
210 | #ifdef CONFIG_SD_BOOT |
211 | #define CONFIG_BOOTCOMMAND "mmc read 0x80200000 0x6800 0x800;"\ | |
212 | " fsl_mc apply dpl 0x80200000 &&" \ | |
213 | " mmc read $kernel_load $kernel_start" \ | |
214 | " $kernel_size && bootm $kernel_load" | |
215 | #else | |
f5bf23d8 | 216 | #define CONFIG_BOOTCOMMAND "fsl_mc apply dpl 0x580d00000 &&" \ |
9f3e1b8a PK |
217 | " cp.b $kernel_start $kernel_load" \ |
218 | " $kernel_size && bootm $kernel_load" | |
1f55a938 | 219 | #endif |
f749db3a | 220 | |
f749db3a YS |
221 | /* Monitor Command Prompt */ |
222 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
f749db3a YS |
223 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ |
224 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
f749db3a YS |
225 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */ |
226 | #define CONFIG_SYS_LONGHELP | |
227 | #define CONFIG_CMDLINE_EDITING 1 | |
f3f8c564 | 228 | #define CONFIG_AUTO_COMPLETE |
f749db3a YS |
229 | #define CONFIG_SYS_MAXARGS 64 /* max command args */ |
230 | ||
f3f8c564 PK |
231 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ |
232 | ||
b2d5ac59 SW |
233 | #define CONFIG_SPL_BSS_START_ADDR 0x80100000 |
234 | #define CONFIG_SPL_BSS_MAX_SIZE 0x00100000 | |
b2d5ac59 | 235 | #define CONFIG_SPL_FRAMEWORK |
b2d5ac59 | 236 | #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" |
b2d5ac59 | 237 | #define CONFIG_SPL_MAX_SIZE 0x16000 |
b2d5ac59 SW |
238 | #define CONFIG_SPL_STACK (CONFIG_SYS_FSL_OCRAM_BASE + 0x9ff0) |
239 | #define CONFIG_SPL_TARGET "u-boot-with-spl.bin" | |
240 | #define CONFIG_SPL_TEXT_BASE 0x1800a000 | |
241 | ||
faed6bde | 242 | #ifdef CONFIG_NAND_BOOT |
b2d5ac59 SW |
243 | #define CONFIG_SYS_NAND_U_BOOT_DST 0x80400000 |
244 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST | |
faed6bde | 245 | #endif |
b2d5ac59 SW |
246 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x00100000 |
247 | #define CONFIG_SYS_SPL_MALLOC_START 0x80200000 | |
74cac00c | 248 | #define CONFIG_SYS_MONITOR_LEN (640 * 1024) |
b2d5ac59 | 249 | |
34cc7546 BS |
250 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ |
251 | ||
457e51cf SG |
252 | #include <asm/arch/soc.h> |
253 | ||
f749db3a | 254 | #endif /* __LS2_COMMON_H */ |