]>
Commit | Line | Data |
---|---|---|
e53b507c SR |
1 | /* |
2 | * (C) Copyright 2009 Wolfgang Denk <wd@denx.de> | |
3 | * (C) Copyright 2009, DAVE Srl <www.dave.eu> | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
e53b507c SR |
6 | * modifications for the MECP5123 by reinhard.arlt@esd-electronics.com |
7 | * | |
8 | */ | |
9 | ||
10 | /* | |
11 | * MECP5123 board configuration file | |
12 | */ | |
13 | ||
14 | #ifndef __CONFIG_H | |
15 | #define __CONFIG_H | |
16 | ||
17 | #define CONFIG_MECP5123 1 | |
5b8cdd86 AG |
18 | #define CONFIG_DISPLAY_BOARDINFO |
19 | #define CONFIG_SYS_GENERIC_BOARD | |
20 | ||
e53b507c SR |
21 | /* |
22 | * Memory map for the MECP5123 board: | |
23 | * | |
24 | * 0x0000_0000 - 0x1FFF_FFFF DDR RAM (512 MB) | |
25 | * 0x3000_0000 - 0x3001_FFFF SRAM (128 KB) | |
26 | * 0x8000_0000 - 0x803F_FFFF IMMR (4 MB) | |
27 | * 0x8200_0000 - 0x8200_FFFF VPC-3 (64 KB) | |
28 | * 0xFFC0_0000 - 0xFFFF_FFFF NOR Boot FLASH (64 MB) | |
29 | */ | |
30 | ||
31 | /* | |
32 | * High Level Configuration Options | |
33 | */ | |
34 | #define CONFIG_E300 1 /* E300 Family */ | |
e53b507c | 35 | |
2ae18241 WD |
36 | #define CONFIG_SYS_TEXT_BASE 0xFFF00000 |
37 | ||
e53b507c SR |
38 | #define CONFIG_SYS_MPC512X_CLKIN 33333333 /* in Hz */ |
39 | ||
40 | #define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f() */ | |
41 | #define CONFIG_MISC_INIT_R | |
42 | ||
43 | #define CONFIG_SYS_IMMR 0x80000000 | |
44 | #define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_IMMR+0x2100) | |
45 | ||
46 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest region */ | |
47 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
48 | ||
49 | /* | |
50 | * DDR Setup - manually set all parameters as there's no SPD etc. | |
51 | */ | |
52 | #define CONFIG_SYS_DDR_SIZE 512 /* MB */ | |
53 | ||
54 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is sys memory*/ | |
55 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
b9947bbb | 56 | #define CONFIG_SYS_MAX_RAM_SIZE 0x20000000 |
e53b507c | 57 | |
5d937e8b AG |
58 | #define CONFIG_SYS_IOCTRL_MUX_DDR 0x00000036 |
59 | ||
e53b507c SR |
60 | /* DDR Controller Configuration |
61 | * | |
62 | * SYS_CFG: | |
63 | * [31:31] MDDRC Soft Reset: Diabled | |
64 | * [30:30] DRAM CKE pin: Enabled | |
65 | * [29:29] DRAM CLK: Enabled | |
66 | * [28:28] Command Mode: Enabled (For initialization only) | |
67 | * [27:25] DRAM Row Select: dram_row[15:0] = magenta_address[25:10] | |
68 | * [24:21] DRAM Bank Select: dram_bank[1:0] = magenta_address[11:10] | |
69 | * [20:19] Read Test: DON'T USE | |
70 | * [18:18] Self Refresh: Enabled | |
71 | * [17:17] 16bit Mode: Disabled | |
72 | * [16:13] Ready Delay: 2 | |
73 | * [12:12] Half DQS Delay: Disabled | |
74 | * [11:11] Quarter DQS Delay: Disabled | |
75 | * [10:08] Write Delay: 2 | |
76 | * [07:07] Early ODT: Disabled | |
77 | * [06:06] On DIE Termination: Disabled | |
78 | * [05:05] FIFO Overflow Clear: DON'T USE here | |
79 | * [04:04] FIFO Underflow Clear: DON'T USE here | |
80 | * [03:03] FIFO Overflow Pending: DON'T USE here | |
81 | * [02:02] FIFO Underlfow Pending: DON'T USE here | |
82 | * [01:01] FIFO Overlfow Enabled: Enabled | |
83 | * [00:00] FIFO Underflow Enabled: Enabled | |
84 | * TIME_CFG0 | |
85 | * [31:16] DRAM Refresh Time: 0 CSB clocks | |
86 | * [15:8] DRAM Command Time: 0 CSB clocks | |
87 | * [07:00] DRAM Precharge Time: 0 CSB clocks | |
88 | * TIME_CFG1 | |
89 | * [31:26] DRAM tRFC: | |
90 | * [25:21] DRAM tWR1: | |
91 | * [20:17] DRAM tWRT1: | |
92 | * [16:11] DRAM tDRR: | |
93 | * [10:05] DRAM tRC: | |
94 | * [04:00] DRAM tRAS: | |
95 | * TIME_CFG2 | |
96 | * [31:28] DRAM tRCD: | |
97 | * [27:23] DRAM tFAW: | |
98 | * [22:19] DRAM tRTW1: | |
99 | * [18:15] DRAM tCCD: | |
100 | * [14:10] DRAM tRTP: | |
101 | * [09:05] DRAM tRP: | |
102 | * [04:00] DRAM tRPA | |
103 | */ | |
054197ba MS |
104 | #define CONFIG_SYS_MDDRC_SYS_CFG 0xEA804A00 |
105 | #define CONFIG_SYS_MDDRC_TIME_CFG0 0x06183D2E | |
e53b507c SR |
106 | #define CONFIG_SYS_MDDRC_TIME_CFG1 0x68EC1168 |
107 | #define CONFIG_SYS_MDDRC_TIME_CFG2 0x34310864 | |
e53b507c | 108 | |
054197ba MS |
109 | #define CONFIG_SYS_DDRCMD_NOP 0x01380000 |
110 | #define CONFIG_SYS_DDRCMD_PCHG_ALL 0x01100400 | |
111 | #define CONFIG_SYS_DDRCMD_EM2 0x01020000 | |
112 | #define CONFIG_SYS_DDRCMD_EM3 0x01030000 | |
113 | #define CONFIG_SYS_DDRCMD_EN_DLL 0x01010000 | |
114 | #define CONFIG_SYS_DDRCMD_RFSH 0x01080000 | |
e53b507c | 115 | #define CONFIG_SYS_MICRON_INIT_DEV_OP 0x01000432 |
054197ba | 116 | #define CONFIG_SYS_DDRCMD_OCD_DEFAULT 0x01010780 |
e53b507c SR |
117 | |
118 | /* DDR Priority Manager Configuration */ | |
119 | #define CONFIG_SYS_MDDRCGRP_PM_CFG1 0x00077777 | |
120 | #define CONFIG_SYS_MDDRCGRP_PM_CFG2 0x00000000 | |
121 | #define CONFIG_SYS_MDDRCGRP_HIPRIO_CFG 0x00000001 | |
122 | #define CONFIG_SYS_MDDRCGRP_LUT0_MU 0xFFEEDDCC | |
123 | #define CONFIG_SYS_MDDRCGRP_LUT0_ML 0xBBAAAAAA | |
124 | #define CONFIG_SYS_MDDRCGRP_LUT1_MU 0x66666666 | |
125 | #define CONFIG_SYS_MDDRCGRP_LUT1_ML 0x55555555 | |
126 | #define CONFIG_SYS_MDDRCGRP_LUT2_MU 0x44444444 | |
127 | #define CONFIG_SYS_MDDRCGRP_LUT2_ML 0x44444444 | |
128 | #define CONFIG_SYS_MDDRCGRP_LUT3_MU 0x55555555 | |
129 | #define CONFIG_SYS_MDDRCGRP_LUT3_ML 0x55555558 | |
130 | #define CONFIG_SYS_MDDRCGRP_LUT4_MU 0x11111111 | |
131 | #define CONFIG_SYS_MDDRCGRP_LUT4_ML 0x11111122 | |
132 | #define CONFIG_SYS_MDDRCGRP_LUT0_AU 0xaaaaaaaa | |
133 | #define CONFIG_SYS_MDDRCGRP_LUT0_AL 0xaaaaaaaa | |
134 | #define CONFIG_SYS_MDDRCGRP_LUT1_AU 0x66666666 | |
135 | #define CONFIG_SYS_MDDRCGRP_LUT1_AL 0x66666666 | |
136 | #define CONFIG_SYS_MDDRCGRP_LUT2_AU 0x11111111 | |
137 | #define CONFIG_SYS_MDDRCGRP_LUT2_AL 0x11111111 | |
138 | #define CONFIG_SYS_MDDRCGRP_LUT3_AU 0x11111111 | |
139 | #define CONFIG_SYS_MDDRCGRP_LUT3_AL 0x11111111 | |
140 | #define CONFIG_SYS_MDDRCGRP_LUT4_AU 0x11111111 | |
141 | #define CONFIG_SYS_MDDRCGRP_LUT4_AL 0x11111111 | |
142 | ||
143 | /* | |
144 | * NOR FLASH on the Local Bus | |
145 | */ | |
146 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ | |
147 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ | |
148 | ||
149 | #define CONFIG_SYS_FLASH_BASE 0xFFC00000 /* start of FLASH */ | |
150 | #define CONFIG_SYS_FLASH_SIZE 0x00400000 /* max flash size */ | |
151 | ||
152 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE | |
153 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
154 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE} | |
155 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */ | |
156 | ||
157 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
158 | ||
159 | /* | |
160 | * NAND FLASH | |
13946925 | 161 | * drivers/mtd/nand/mpc5121_nfc.c (rev 2 silicon only) |
e53b507c SR |
162 | */ |
163 | #define CONFIG_CMD_NAND | |
164 | #define CONFIG_NAND_MPC5121_NFC | |
165 | #define CONFIG_SYS_NAND_BASE 0x40000000 | |
e53b507c | 166 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
e53b507c SR |
167 | |
168 | /* | |
169 | * Configuration parameters for MPC5121 NAND driver | |
170 | */ | |
171 | #define CONFIG_FSL_NFC_WIDTH 1 | |
172 | #define CONFIG_FSL_NFC_WRITE_SIZE 2048 | |
173 | #define CONFIG_FSL_NFC_SPARE_SIZE 64 | |
174 | #define CONFIG_FSL_NFC_CHIPS 1 | |
175 | ||
176 | #define CONFIG_SYS_SRAM_BASE 0x30000000 | |
177 | #define CONFIG_SYS_SRAM_SIZE 0x00020000 /* 128 KB */ | |
178 | ||
676c6691 AG |
179 | /* Initialize Local Window for NOR FLASH access */ |
180 | #define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE | |
181 | #define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE | |
182 | ||
e53b507c SR |
183 | /* ALE active low, data size 4bytes */ |
184 | #define CONFIG_SYS_CS0_CFG 0x05051150 | |
185 | ||
186 | /* Use not alternative CS timing */ | |
187 | #define CONFIG_SYS_CS_ALETIMING 0x00000000 | |
188 | ||
189 | /* ALE active low, data size 4bytes */ | |
190 | #define CONFIG_SYS_CS1_CFG 0x1f1f3090 | |
191 | #define CONFIG_SYS_VPC3_BASE 0x82000000 /* start of VPC3 space */ | |
192 | #define CONFIG_SYS_VPC3_SIZE 0x00010000 /* max VPC3 size */ | |
676c6691 AG |
193 | /* Initialize Local Window for VPC3 access */ |
194 | #define CONFIG_SYS_CS1_START CONFIG_SYS_VPC3_BASE | |
195 | #define CONFIG_SYS_CS1_SIZE CONFIG_SYS_VPC3_SIZE | |
e53b507c SR |
196 | |
197 | /* Use SRAM for initial stack */ | |
198 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_SRAM_BASE /* Init RAM addr */ | |
553f0982 | 199 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_SRAM_SIZE |
e53b507c | 200 | |
25ddd1fb | 201 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
e53b507c SR |
202 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
203 | ||
14d0a02a | 204 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* Start of monitor */ |
e53b507c SR |
205 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Monitor length */ |
206 | #define CONFIG_SYS_MALLOC_LEN (6 * 1024 * 1024) /* Malloc size */ | |
207 | ||
208 | /* | |
209 | * Serial Port | |
210 | */ | |
211 | #define CONFIG_CONS_INDEX 1 | |
e53b507c SR |
212 | |
213 | /* | |
214 | * Serial console configuration | |
215 | */ | |
216 | #define CONFIG_PSC_CONSOLE 3 /* console is on PSC3 */ | |
bfb31279 | 217 | #define CONFIG_SYS_PSC3 |
e53b507c SR |
218 | #if CONFIG_PSC_CONSOLE != 3 |
219 | #error CONFIG_PSC_CONSOLE must be 3 | |
220 | #endif | |
221 | #define CONFIG_BAUDRATE 9600 /* ... at 9600 bps */ | |
222 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
223 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} | |
224 | ||
225 | #define CONSOLE_FIFO_TX_SIZE FIFOC_PSC3_TX_SIZE | |
226 | #define CONSOLE_FIFO_TX_ADDR FIFOC_PSC3_TX_ADDR | |
227 | #define CONSOLE_FIFO_RX_SIZE FIFOC_PSC3_RX_SIZE | |
228 | #define CONSOLE_FIFO_RX_ADDR FIFOC_PSC3_RX_ADDR | |
229 | ||
e5f53864 AG |
230 | /* |
231 | * Clocks in use | |
232 | */ | |
233 | #define SCCR1_CLOCKS_EN (CLOCK_SCCR1_CFG_EN | \ | |
234 | CLOCK_SCCR1_LPC_EN | \ | |
235 | CLOCK_SCCR1_PSC_EN(CONFIG_PSC_CONSOLE) | \ | |
236 | CLOCK_SCCR1_PSCFIFO_EN | \ | |
237 | CLOCK_SCCR1_DDR_EN | \ | |
238 | CLOCK_SCCR1_FEC_EN | \ | |
239 | CLOCK_SCCR1_NFC_EN | \ | |
240 | CLOCK_SCCR1_PCI_EN | \ | |
241 | CLOCK_SCCR1_TPR_EN) | |
242 | ||
243 | #define SCCR2_CLOCKS_EN (CLOCK_SCCR2_MEM_EN | \ | |
244 | CLOCK_SCCR2_I2C_EN) | |
245 | ||
246 | ||
e53b507c SR |
247 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
248 | /* Use the HUSH parser */ | |
249 | #define CONFIG_SYS_HUSH_PARSER | |
250 | #ifdef CONFIG_SYS_HUSH_PARSER | |
e53b507c SR |
251 | #endif |
252 | ||
253 | /* I2C */ | |
254 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
e53b507c | 255 | #define CONFIG_I2C_MULTI_BUS |
e53b507c SR |
256 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed */ |
257 | #define CONFIG_SYS_I2C_SLAVE 0x7F /* slave address */ | |
258 | ||
259 | /* | |
260 | * IIM - IC Identification Module | |
261 | */ | |
83306927 | 262 | #undef CONFIG_FSL_IIM |
e53b507c SR |
263 | |
264 | /* | |
265 | * EEPROM configuration | |
266 | */ | |
267 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* 16-bit EEPROM address */ | |
268 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Atmel: AT24C32A-10TQ-2.7 */ | |
269 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* 10ms of delay */ | |
270 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* 32-Byte Page Write Mode */ | |
271 | #define CONFIG_SYS_EEPROM_WREN /* Use EEPROM write protect */ | |
272 | ||
273 | /* | |
274 | * Ethernet configuration | |
275 | */ | |
276 | #define CONFIG_MPC512x_FEC 1 | |
e53b507c SR |
277 | #define CONFIG_PHY_ADDR 0x1 |
278 | #define CONFIG_MII 1 /* MII PHY management */ | |
279 | #define CONFIG_FEC_AN_TIMEOUT 1 | |
280 | #define CONFIG_HAS_ETH0 | |
281 | ||
282 | /* | |
283 | * Configure on-board RTC | |
284 | */ | |
285 | #define CONFIG_SYS_RTC_BUS_NUM 0x01 | |
286 | #define CONFIG_SYS_I2C_RTC_ADDR 0x32 | |
287 | #define CONFIG_RTC_RX8025 | |
288 | ||
289 | /* | |
290 | * Environment | |
291 | */ | |
292 | #define CONFIG_ENV_IS_IN_EEPROM /* Store env in I2C EEPROM */ | |
293 | #define CONFIG_ENV_SIZE 0x1000 | |
294 | #define CONFIG_ENV_OFFSET 0x0000 /* environment starts here */ | |
295 | ||
296 | #define CONFIG_LOADS_ECHO /* echo on for serial download */ | |
297 | #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ | |
298 | ||
e53b507c SR |
299 | #define CONFIG_CMD_ASKENV |
300 | #define CONFIG_CMD_DHCP | |
301 | #define CONFIG_CMD_I2C | |
302 | #define CONFIG_CMD_MII | |
e53b507c SR |
303 | #define CONFIG_CMD_PING |
304 | #define CONFIG_CMD_REGINFO | |
305 | #define CONFIG_CMD_EEPROM | |
306 | #define CONFIG_CMD_DATE | |
307 | #undef CONFIG_CMD_FUSE | |
308 | #undef CONFIG_CMD_IDE | |
309 | #undef CONFIG_CMD_EXT2 | |
310 | #define CONFIG_CMD_FAT | |
311 | #define CONFIG_CMD_JFFS2 | |
312 | #define CONFIG_CMD_ELF | |
313 | #define CONFIG_DOS_PARTITION | |
314 | ||
315 | /* | |
316 | * Watchdog timeout = CONFIG_SYS_WATCHDOG_VALUE * 65536 / IPS clock. | |
317 | * For example, when IPS is set to 66MHz and CONFIG_SYS_WATCHDOG_VALUE is set | |
318 | * to 0xFFFF, watchdog timeouts after about 64s. For details refer | |
319 | * to chapter 36 of the MPC5121e Reference Manual. | |
320 | */ | |
321 | /* #define CONFIG_WATCHDOG */ /* enable watchdog */ | |
322 | #define CONFIG_SYS_WATCHDOG_VALUE 0xFFFF | |
323 | ||
324 | /* | |
325 | * Miscellaneous configurable options | |
326 | */ | |
327 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
328 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
e53b507c SR |
329 | |
330 | #ifdef CONFIG_CMD_KGDB | |
331 | # define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
332 | #else | |
333 | # define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
334 | #endif | |
335 | ||
336 | /* Print Buffer Size */ | |
337 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
338 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
339 | /* max number of command args */ | |
340 | #define CONFIG_SYS_MAXARGS 32 | |
341 | /* Boot Argument Buffer Size */ | |
342 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
343 | ||
e53b507c SR |
344 | /* |
345 | * For booting Linux, the board info and command line data | |
9f530d59 | 346 | * have to be in the first 256 MB of memory, since this is |
e53b507c SR |
347 | * the maximum mapped by the Linux kernel during initialization. |
348 | */ | |
9f530d59 | 349 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Linux initial memory map */ |
e53b507c SR |
350 | |
351 | /* Cache Configuration */ | |
352 | #define CONFIG_SYS_DCACHE_SIZE 32768 | |
353 | #define CONFIG_SYS_CACHELINE_SIZE 32 | |
354 | #ifdef CONFIG_CMD_KGDB | |
355 | #define CONFIG_SYS_CACHELINE_SHIFT 5 | |
356 | #endif | |
357 | ||
358 | #define CONFIG_SYS_HID0_INIT 0x000000000 | |
359 | #define CONFIG_SYS_HID0_FINAL HID0_ENABLE_MACHINE_CHECK | |
360 | #define CONFIG_SYS_HID2 HID2_HBE | |
361 | ||
362 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ | |
363 | ||
e53b507c SR |
364 | #ifdef CONFIG_CMD_KGDB |
365 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ | |
e53b507c SR |
366 | #endif |
367 | ||
368 | /* | |
369 | * Environment Configuration | |
370 | */ | |
371 | #define CONFIG_TIMESTAMP | |
372 | ||
373 | #define CONFIG_HOSTNAME mecp512x | |
b3f44c21 | 374 | #define CONFIG_BOOTFILE "/tftpboot/mecp512x/uImage" |
8b3637c6 | 375 | #define CONFIG_ROOTPATH "/tftpboot/mecp512x/target_root" |
e53b507c SR |
376 | |
377 | #define CONFIG_LOADADDR 400000 /* def. location for tftp and bootm */ | |
378 | ||
379 | #define CONFIG_BOOTDELAY 5 /* -1 disables auto-boot */ | |
380 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/ | |
381 | ||
382 | #define CONFIG_PREBOOT "echo;" \ | |
383 | "echo Welcome to MECP5123" \ | |
384 | "echo" | |
385 | ||
386 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
387 | "u-boot_addr_r=200000\0" \ | |
388 | "kernel_addr_r=600000\0" \ | |
389 | "fdt_addr_r=880000\0" \ | |
390 | "ramdisk_addr_r=900000\0" \ | |
391 | "u-boot_addr=FFF00000\0" \ | |
392 | "kernel_addr=FFC40000\0" \ | |
393 | "fdt_addr=FFEC0000\0" \ | |
394 | "ramdisk_addr=FC040000\0" \ | |
395 | "ramdiskfile=/tftpboot/mecp512x/uRamdisk\0" \ | |
396 | "u-boot=/tftpboot/mecp512x/u-boot.bin\0" \ | |
397 | "bootfile=/tftpboot/mecp512x/uImage\0" \ | |
398 | "fdtfile=/tftpboot/mecp512x/mecp512x.dtb\0" \ | |
399 | "rootpath=/tftpboot/mecp512x/target_root\n" \ | |
400 | "netdev=eth0\0" \ | |
401 | "consdev=ttyPSC0\0" \ | |
402 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
403 | "nfsroot=${serverip}:${rootpath}\0" \ | |
404 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
405 | "addip=setenv bootargs ${bootargs} " \ | |
406 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
407 | ":${hostname}:${netdev}:off panic=1\0" \ | |
408 | "addtty=setenv bootargs ${bootargs} " \ | |
409 | "console=${consdev},${baudrate}\0" \ | |
410 | "flash_nfs=run nfsargs addip addtty;" \ | |
411 | "bootm ${kernel_addr} - ${fdt_addr}\0" \ | |
412 | "flash_self=run ramargs addip addtty;" \ | |
413 | "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \ | |
414 | "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \ | |
415 | "tftp ${fdt_addr_r} ${fdtfile};" \ | |
416 | "run nfsargs addip addtty;" \ | |
417 | "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \ | |
418 | "net_self=tftp ${kernel_addr_r} ${bootfile};" \ | |
419 | "tftp ${ramdisk_addr_r} ${ramdiskfile};" \ | |
420 | "tftp ${fdt_addr_r} ${fdtfile};" \ | |
421 | "run ramargs addip addtty;" \ | |
422 | "bootm ${kernel_addr_r} ${ramdisk_addr_r} ${fdt_addr_r}\0"\ | |
423 | "load=tftp ${u-boot_addr_r} ${u-boot}\0" \ | |
424 | "update=protect off ${u-boot_addr} +${filesize};" \ | |
425 | "era ${u-boot_addr} +${filesize};" \ | |
426 | "cp.b ${u-boot_addr_r} ${u-boot_addr} ${filesize}\0" \ | |
427 | "upd=run load update\0" \ | |
428 | "" | |
429 | ||
430 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
431 | ||
432 | #define CONFIG_OF_LIBFDT | |
433 | #define CONFIG_OF_BOARD_SETUP | |
434 | ||
435 | #define OF_CPU "PowerPC,5121@0" | |
436 | #define OF_SOC_COMPAT "fsl,mpc5121-immr" | |
437 | #define OF_TBCLK (bd->bi_busfreq / 4) | |
438 | #define OF_STDOUT_PATH "/soc@80000000/serial@11300" | |
439 | ||
440 | #endif /* __CONFIG_H */ |