]>
Commit | Line | Data |
---|---|---|
33b1d3f4 DG |
1 | /* |
2 | * (C) Copyright 2007-2008 | |
c9e798d3 | 3 | * Stelian Pop <stelian@popies.net> |
33b1d3f4 DG |
4 | * Lead Tech Design <www.leadtechdesign.com> |
5 | * | |
0cb77bfa | 6 | * (C) Copyright 2009-2011 |
33b1d3f4 DG |
7 | * Daniel Gorsulowski <daniel.gorsulowski@esd.eu> |
8 | * esd electronic system design gmbh <www.esd.eu> | |
9 | * | |
10 | * Configuation settings for the esd MEESC board. | |
11 | * | |
1a459660 | 12 | * SPDX-License-Identifier: GPL-2.0+ |
33b1d3f4 DG |
13 | */ |
14 | ||
15 | #ifndef __CONFIG_H | |
16 | #define __CONFIG_H | |
17 | ||
0cb77bfa MF |
18 | /* |
19 | * SoC must be defined first, before hardware.h is included. | |
20 | * In this case SoC is defined in boards.cfg. | |
21 | */ | |
22 | #include <asm/hardware.h> | |
23 | ||
24 | /* | |
25 | * Warning: changing CONFIG_SYS_TEXT_BASE requires | |
26 | * adapting the initial boot program. | |
27 | * Since the linker has to swallow that define, we must use a pure | |
28 | * hex number here! | |
29 | */ | |
30 | #define CONFIG_SYS_TEXT_BASE 0x20002000 | |
31 | ||
18b6ddfd DG |
32 | /* |
33 | * since a number of boards are not being listed in linux | |
34 | * arch/arm/tools/mach-types any more, the mach-types have to be | |
35 | * defined here | |
36 | */ | |
37 | #define MACH_TYPE_MEESC 2165 | |
38 | #define MACH_TYPE_ETHERCAN2 2407 | |
39 | ||
0cb77bfa MF |
40 | /* ARM asynchronous clock */ |
41 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* 32.768 kHz crystal */ | |
9f07dede | 42 | #define CONFIG_SYS_AT91_MAIN_CLOCK 16000000/* 16.0 MHz crystal */ |
33b1d3f4 | 43 | |
0cb77bfa | 44 | /* Misc CPU related */ |
33b1d3f4 | 45 | #define CONFIG_SKIP_LOWLEVEL_INIT |
0cb77bfa MF |
46 | #define CONFIG_ARCH_CPU_INIT |
47 | #define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f() */ | |
48 | #define CONFIG_SETUP_MEMORY_TAGS | |
49 | #define CONFIG_INITRD_TAG | |
50 | #define CONFIG_SERIAL_TAG | |
51 | #define CONFIG_REVISION_TAG | |
52 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
a3f3897b | 53 | #define CONFIG_MISC_INIT_R /* Call misc_init_r */ |
33b1d3f4 | 54 | |
0cb77bfa MF |
55 | #define CONFIG_DISPLAY_BOARDINFO /* call checkboard() */ |
56 | #define CONFIG_DISPLAY_CPUINFO /* display cpu info and speed */ | |
57 | #define CONFIG_PREBOOT /* enable preboot variable */ | |
33b1d3f4 | 58 | |
ab892a10 | 59 | |
33b1d3f4 DG |
60 | /* |
61 | * Hardware drivers | |
62 | */ | |
63 | ||
0cb77bfa MF |
64 | /* required until arch/arm/include/asm/arch-at91/at91sam9263.h is reworked */ |
65 | #define ATMEL_PMC_UHP AT91SAM926x_PMC_UHP | |
66 | ||
67 | /* general purpose I/O */ | |
68 | #define CONFIG_AT91_GPIO | |
69 | ||
33b1d3f4 | 70 | /* Console output */ |
0cb77bfa MF |
71 | #define CONFIG_ATMEL_USART |
72 | #define CONFIG_USART_BASE ATMEL_BASE_DBGU | |
73 | #define CONFIG_USART_ID ATMEL_ID_SYS | |
74 | #define CONFIG_BAUDRATE 115200 | |
33b1d3f4 | 75 | |
0cb77bfa MF |
76 | #define CONFIG_BOOTDELAY 3 |
77 | #define CONFIG_ZERO_BOOTDELAY_CHECK | |
33b1d3f4 DG |
78 | |
79 | /* | |
80 | * BOOTP options | |
81 | */ | |
0cb77bfa MF |
82 | #define CONFIG_BOOTP_BOOTFILESIZE |
83 | #define CONFIG_BOOTP_BOOTPATH | |
84 | #define CONFIG_BOOTP_GATEWAY | |
85 | #define CONFIG_BOOTP_HOSTNAME | |
33b1d3f4 DG |
86 | |
87 | /* | |
88 | * Command line configuration. | |
89 | */ | |
0cb77bfa MF |
90 | #define CONFIG_CMD_PING |
91 | #define CONFIG_CMD_DHCP | |
92 | #define CONFIG_CMD_NAND | |
93 | #define CONFIG_CMD_USB | |
33b1d3f4 DG |
94 | |
95 | /* LED */ | |
0cb77bfa | 96 | #define CONFIG_AT91_LED |
33b1d3f4 | 97 | |
0cb77bfa MF |
98 | /* |
99 | * SDRAM: 1 bank, min 32, max 128 MB | |
100 | * Initialized before u-boot gets started. | |
101 | */ | |
102 | #define CONFIG_NR_DRAM_BANKS 1 | |
103 | #define CONFIG_SYS_SDRAM_BASE 0x20000000 /* ATMEL_BASE_CS1 */ | |
104 | #define CONFIG_SYS_SDRAM_SIZE 0x02000000 | |
105 | ||
106 | #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + 0x00100000) | |
107 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01E00000) | |
108 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x00100000) | |
109 | ||
110 | /* | |
111 | * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM, | |
112 | * leaving the correct space for initial global data structure above | |
113 | * that address while providing maximum stack area below. | |
114 | */ | |
115 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
116 | (ATMEL_BASE_SRAM0 + 0x1000 - GENERATED_GBL_DATA_SIZE) | |
33b1d3f4 DG |
117 | |
118 | /* DataFlash */ | |
0cb77bfa MF |
119 | #ifdef CONFIG_SYS_USE_DATAFLASH |
120 | # define CONFIG_ATMEL_DATAFLASH_SPI | |
121 | # define CONFIG_HAS_DATAFLASH | |
0cb77bfa MF |
122 | # define CONFIG_SYS_MAX_DATAFLASH_BANKS 1 |
123 | # define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */ | |
124 | # define AT91_SPI_CLK 15000000 | |
125 | # define DATAFLASH_TCSS (0x1a << 16) | |
126 | # define DATAFLASH_TCHS (0x1 << 24) | |
127 | #endif | |
33b1d3f4 DG |
128 | |
129 | /* NOR flash is not populated, disable it */ | |
0cb77bfa | 130 | #define CONFIG_SYS_NO_FLASH |
33b1d3f4 DG |
131 | |
132 | /* NAND flash */ | |
133 | #ifdef CONFIG_CMD_NAND | |
0cb77bfa MF |
134 | # define CONFIG_NAND_ATMEL |
135 | # define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
136 | # define CONFIG_SYS_NAND_BASE 0x40000000 /* ATMEL_BASE_CS3 */ | |
137 | # define CONFIG_SYS_NAND_DBW_8 | |
138 | # define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
139 | # define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
ac45bb16 AB |
140 | # define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15) |
141 | # define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(22) | |
33b1d3f4 DG |
142 | #endif |
143 | ||
144 | /* Ethernet */ | |
0cb77bfa MF |
145 | #define CONFIG_MACB |
146 | #define CONFIG_RMII | |
0cb77bfa | 147 | #define CONFIG_FIT |
33b1d3f4 DG |
148 | #define CONFIG_NET_RETRY_COUNT 20 |
149 | #undef CONFIG_RESET_PHY_R | |
150 | ||
64037fb4 DG |
151 | /* USB */ |
152 | #define CONFIG_USB_ATMEL | |
dcd2f1a0 | 153 | #define CONFIG_USB_ATMEL_CLK_SEL_PLLB |
0cb77bfa MF |
154 | #define CONFIG_USB_OHCI_NEW |
155 | #define CONFIG_DOS_PARTITION | |
156 | #define CONFIG_SYS_USB_OHCI_CPU_INIT | |
64037fb4 DG |
157 | #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00a00000 |
158 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9263" | |
159 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2 | |
33b1d3f4 | 160 | |
33b1d3f4 | 161 | /* CAN */ |
0cb77bfa | 162 | #define CONFIG_AT91_CAN |
33b1d3f4 | 163 | |
a380279b | 164 | /* hw-controller addresses */ |
0cb77bfa MF |
165 | #define CONFIG_ET1100_BASE 0x70000000 |
166 | ||
167 | #ifdef CONFIG_SYS_USE_DATAFLASH | |
a380279b DG |
168 | |
169 | /* bootstrap + u-boot + env in dataflash on CS0 */ | |
0cb77bfa MF |
170 | # define CONFIG_ENV_IS_IN_DATAFLASH |
171 | # define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \ | |
33b1d3f4 | 172 | 0x8400) |
0cb77bfa MF |
173 | # define CONFIG_ENV_OFFSET 0x4200 |
174 | # define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \ | |
33b1d3f4 | 175 | CONFIG_ENV_OFFSET) |
0cb77bfa | 176 | # define CONFIG_ENV_SIZE 0x4200 |
33b1d3f4 | 177 | |
0cb77bfa MF |
178 | #elif CONFIG_SYS_USE_NANDFLASH |
179 | ||
180 | /* bootstrap + u-boot + env + linux in nandflash */ | |
181 | # define CONFIG_ENV_IS_IN_NAND 1 | |
182 | # define CONFIG_ENV_OFFSET 0xC0000 | |
183 | # define CONFIG_ENV_SIZE 0x20000 | |
184 | ||
185 | #endif | |
33b1d3f4 | 186 | |
0cb77bfa | 187 | #define CONFIG_SYS_CBSIZE 512 |
33b1d3f4 DG |
188 | #define CONFIG_SYS_MAXARGS 16 |
189 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
190 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
0cb77bfa MF |
191 | #define CONFIG_SYS_LONGHELP |
192 | #define CONFIG_CMDLINE_EDITING | |
33b1d3f4 DG |
193 | |
194 | /* | |
195 | * Size of malloc() pool | |
196 | */ | |
a380279b DG |
197 | #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + \ |
198 | 128*1024, 0x1000) | |
33b1d3f4 | 199 | |
33b1d3f4 | 200 | #endif |