]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
bc8f8c26 IY |
2 | /* |
3 | * Copyright (C) 2009-2010 Freescale Semiconductor, Inc. | |
4 | * Copyright (C) 2010 Ilya Yanok, Emcraft Systems, yanok@emcraft.com | |
5 | * | |
bc8f8c26 IY |
6 | */ |
7 | ||
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
11 | /* | |
12 | * High Level Configuration Options | |
13 | */ | |
14 | #define CONFIG_E300 1 /* E300 family */ | |
bc8f8c26 IY |
15 | |
16 | /* | |
17 | * On-board devices | |
18 | * | |
19 | * TSECs | |
20 | */ | |
21 | #define CONFIG_TSEC1 | |
22 | #define CONFIG_TSEC2 | |
23 | ||
bc8f8c26 IY |
24 | #define CONFIG_SYS_GPIO1_PRELIM |
25 | /* GPIO Default input/output settings */ | |
26 | #define CONFIG_SYS_GPIO1_DIR 0x7AAF8C00 | |
27 | /* | |
28 | * Default GPIO values: | |
29 | * LED#1 enabled; WLAN enabled; Both COM LED on (orange) | |
30 | */ | |
31 | #define CONFIG_SYS_GPIO1_DAT 0x08008C00 | |
32 | ||
bc8f8c26 IY |
33 | /* |
34 | * SERDES | |
35 | */ | |
36 | #define CONFIG_FSL_SERDES | |
37 | #define CONFIG_FSL_SERDES1 0xe3000 | |
38 | ||
bc8f8c26 IY |
39 | /* |
40 | * DDR Setup | |
41 | */ | |
42 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */ | |
43 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
44 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
45 | #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05 | |
46 | #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_EN \ | |
47 | | DDRCDR_PZ_LOZ \ | |
48 | | DDRCDR_NZ_LOZ \ | |
49 | | DDRCDR_ODT \ | |
50 | | DDRCDR_Q_DRN) | |
51 | /* 0x7b880001 */ | |
52 | /* | |
53 | * Manually set up DDR parameters | |
54 | * consist of two chips HY5PS12621BFP-C4 from HYNIX | |
55 | */ | |
56 | ||
57 | #define CONFIG_SYS_DDR_SIZE 128 /* MB */ | |
58 | ||
59 | #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007 | |
60 | #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \ | |
2fef4020 JH |
61 | | CSCONFIG_ODT_RD_NEVER \ |
62 | | CSCONFIG_ODT_WR_ONLY_CURRENT \ | |
63 | | CSCONFIG_ROW_BIT_13 \ | |
64 | | CSCONFIG_COL_BIT_10) | |
65 | /* 0x80010102 */ | |
bc8f8c26 IY |
66 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
67 | #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \ | |
68 | | (0 << TIMING_CFG0_WRT_SHIFT) \ | |
69 | | (0 << TIMING_CFG0_RRT_SHIFT) \ | |
70 | | (0 << TIMING_CFG0_WWT_SHIFT) \ | |
71 | | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \ | |
72 | | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \ | |
73 | | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \ | |
74 | | (2 << TIMING_CFG0_MRS_CYC_SHIFT)) | |
75 | /* 0x00220802 */ | |
76 | #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ | |
77 | | (7 << TIMING_CFG1_ACTTOPRE_SHIFT) \ | |
78 | | (2 << TIMING_CFG1_ACTTORW_SHIFT) \ | |
79 | | (5 << TIMING_CFG1_CASLAT_SHIFT) \ | |
80 | | (6 << TIMING_CFG1_REFREC_SHIFT) \ | |
81 | | (2 << TIMING_CFG1_WRREC_SHIFT) \ | |
82 | | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \ | |
83 | | (2 << TIMING_CFG1_WRTORD_SHIFT)) | |
84 | /* 0x27256222 */ | |
85 | #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \ | |
86 | | (4 << TIMING_CFG2_CPO_SHIFT) \ | |
87 | | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \ | |
88 | | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \ | |
89 | | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \ | |
90 | | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \ | |
91 | | (5 << TIMING_CFG2_FOUR_ACT_SHIFT)) | |
92 | /* 0x121048c5 */ | |
93 | #define CONFIG_SYS_DDR_INTERVAL ((0x0360 << SDRAM_INTERVAL_REFINT_SHIFT) \ | |
94 | | (0x0100 << SDRAM_INTERVAL_BSTOPRE_SHIFT)) | |
95 | /* 0x03600100 */ | |
96 | #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ | |
97 | | SDRAM_CFG_SDRAM_TYPE_DDR2 \ | |
2fef4020 | 98 | | SDRAM_CFG_DBW_32) |
bc8f8c26 IY |
99 | /* 0x43080000 */ |
100 | ||
101 | #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ | |
102 | #define CONFIG_SYS_DDR_MODE ((0x0448 << SDRAM_MODE_ESD_SHIFT) \ | |
103 | | (0x0232 << SDRAM_MODE_SD_SHIFT)) | |
104 | /* ODT 150ohm CL=3, AL=1 on SDRAM */ | |
105 | #define CONFIG_SYS_DDR_MODE2 0x00000000 | |
106 | ||
107 | /* | |
108 | * Memory test | |
109 | */ | |
110 | #define CONFIG_SYS_MEMTEST_START 0x00001000 /* memtest region */ | |
111 | #define CONFIG_SYS_MEMTEST_END 0x07f00000 | |
112 | ||
113 | /* | |
114 | * The reserved memory | |
115 | */ | |
14d0a02a | 116 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
bc8f8c26 IY |
117 | |
118 | #define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */ | |
119 | #define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */ | |
120 | ||
121 | /* | |
122 | * Initial RAM Base Address Setup | |
123 | */ | |
124 | #define CONFIG_SYS_INIT_RAM_LOCK 1 | |
125 | #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ | |
80ae4df9 | 126 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ |
bc8f8c26 | 127 | #define CONFIG_SYS_GBL_DATA_OFFSET \ |
25ddd1fb | 128 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
bc8f8c26 IY |
129 | |
130 | /* | |
131 | * Local Bus Configuration & Clock Setup | |
132 | */ | |
bc8f8c26 IY |
133 | #define CONFIG_SYS_LBC_LBCR 0x00040000 |
134 | ||
135 | /* | |
136 | * FLASH on the Local Bus | |
137 | */ | |
bc8f8c26 IY |
138 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT |
139 | ||
140 | #define CONFIG_SYS_FLASH_BASE 0xFC000000 /* FLASH base address */ | |
141 | #define CONFIG_SYS_FLASH_SIZE 64 /* FLASH size is 64M */ | |
bc8f8c26 | 142 | |
bc8f8c26 IY |
143 | |
144 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
145 | #define CONFIG_SYS_MAX_FLASH_SECT 512 | |
146 | ||
147 | /* Flash Erase Timeout (ms) */ | |
148 | #define CONFIG_SYS_FLASH_ERASE_TOUT (1000 * 1024) | |
149 | /* Flash Write Timeout (ms) */ | |
150 | #define CONFIG_SYS_FLASH_WRITE_TOUT (500 * 1024) | |
151 | ||
152 | /* | |
153 | * SJA1000 CAN controller on Local Bus | |
154 | */ | |
80ae4df9 | 155 | #define CONFIG_SYS_SJA1000_BASE 0xFBFF0000 |
a8f97539 | 156 | |
bc8f8c26 | 157 | |
bc8f8c26 IY |
158 | /* |
159 | * CPLD on Local Bus | |
160 | */ | |
80ae4df9 | 161 | #define CONFIG_SYS_CPLD_BASE 0xFBFF8000 |
a8f97539 | 162 | |
bc8f8c26 | 163 | |
bc8f8c26 IY |
164 | /* |
165 | * Serial Port | |
166 | */ | |
bc8f8c26 | 167 | #undef CONFIG_SERIAL_SOFTWARE_FIFO |
bc8f8c26 IY |
168 | #define CONFIG_SYS_NS16550_SERIAL |
169 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
170 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
171 | ||
172 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
173 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} | |
174 | ||
175 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500) | |
176 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600) | |
177 | ||
bc8f8c26 | 178 | /* I2C */ |
00f792e0 HS |
179 | #define CONFIG_SYS_I2C |
180 | #define CONFIG_SYS_I2C_FSL | |
181 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
182 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
183 | #define CONFIG_SYS_FSL_I2C2_SPEED 400000 | |
184 | #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F | |
185 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
186 | #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100 | |
bc8f8c26 IY |
187 | |
188 | /* | |
189 | * General PCI | |
190 | * Addresses are mapped 1-1. | |
191 | */ | |
192 | #define CONFIG_SYS_PCIE1_BASE 0xA0000000 | |
193 | #define CONFIG_SYS_PCIE1_MEM_BASE 0xA0000000 | |
194 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xA0000000 | |
195 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 | |
196 | #define CONFIG_SYS_PCIE1_CFG_BASE 0xB0000000 | |
197 | #define CONFIG_SYS_PCIE1_CFG_SIZE 0x01000000 | |
198 | #define CONFIG_SYS_PCIE1_IO_BASE 0x00000000 | |
199 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xB1000000 | |
200 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 | |
201 | ||
202 | /* enable PCIE clock */ | |
203 | #define CONFIG_SYS_SCCR_PCIEXP1CM 1 | |
204 | ||
842033e6 | 205 | #define CONFIG_PCI_INDIRECT_BRIDGE |
bc8f8c26 IY |
206 | #define CONFIG_PCIE |
207 | ||
bc8f8c26 IY |
208 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
209 | #define CONFIG_83XX_GENERIC_PCIE_REGISTER_HOSES 1 | |
210 | ||
211 | /* | |
212 | * TSEC | |
213 | */ | |
bc8f8c26 IY |
214 | #define CONFIG_SYS_TSEC1_OFFSET 0x24000 |
215 | #define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC1_OFFSET) | |
216 | #define CONFIG_SYS_TSEC2_OFFSET 0x25000 | |
217 | #define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR+CONFIG_SYS_TSEC2_OFFSET) | |
218 | ||
219 | /* | |
220 | * TSEC ethernet configuration | |
221 | */ | |
bc8f8c26 IY |
222 | #define CONFIG_TSEC1_NAME "eTSEC0" |
223 | #define CONFIG_TSEC2_NAME "eTSEC1" | |
224 | #define TSEC1_PHY_ADDR 1 | |
225 | #define TSEC2_PHY_ADDR 2 | |
226 | #define TSEC1_PHYIDX 0 | |
227 | #define TSEC2_PHYIDX 0 | |
228 | #define TSEC1_FLAGS 0 | |
229 | #define TSEC2_FLAGS 0 | |
230 | ||
231 | /* Options are: eTSEC[0-1] */ | |
232 | #define CONFIG_ETHPRIME "eTSEC0" | |
233 | ||
234 | /* | |
235 | * Environment | |
236 | */ | |
bc8f8c26 IY |
237 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \ |
238 | CONFIG_SYS_MONITOR_LEN) | |
239 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */ | |
240 | #define CONFIG_ENV_SIZE 0x2000 | |
241 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE) | |
242 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE | |
243 | ||
244 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
245 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ | |
246 | ||
247 | /* | |
248 | * BOOTP options | |
249 | */ | |
250 | #define CONFIG_BOOTP_BOOTFILESIZE | |
bc8f8c26 IY |
251 | |
252 | /* | |
253 | * Command line configuration. | |
254 | */ | |
bc8f8c26 | 255 | |
bc8f8c26 IY |
256 | /* |
257 | * Miscellaneous configurable options | |
258 | */ | |
bc8f8c26 | 259 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
bc8f8c26 IY |
260 | |
261 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
262 | ||
bc8f8c26 IY |
263 | /* Boot Argument Buffer Size */ |
264 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
bc8f8c26 IY |
265 | |
266 | /* | |
267 | * For booting Linux, the board info and command line data | |
268 | * have to be in the first 8 MB of memory, since this is | |
269 | * the maximum mapped by the Linux kernel during initialization. | |
270 | */ | |
9eda770b | 271 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */ |
bc8f8c26 | 272 | |
bc8f8c26 IY |
273 | /* |
274 | * Environment Configuration | |
275 | */ | |
276 | ||
277 | #define CONFIG_ENV_OVERWRITE | |
278 | ||
279 | #if defined(CONFIG_TSEC_ENET) | |
280 | #define CONFIG_HAS_ETH0 | |
281 | #define CONFIG_HAS_ETH1 | |
282 | #endif | |
283 | ||
bc8f8c26 IY |
284 | #define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */ |
285 | ||
bc8f8c26 | 286 | |
bc8f8c26 IY |
287 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
288 | "netdev=eth0\0" \ | |
289 | "consoledev=ttyS0\0" \ | |
290 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
291 | "nfsroot=${serverip}:${rootpath}\0" \ | |
292 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
293 | "addip=setenv bootargs ${bootargs} " \ | |
294 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
295 | ":${hostname}:${netdev}:off panic=1\0" \ | |
296 | "addtty=setenv bootargs ${bootargs}" \ | |
297 | " console=${consoledev},${baudrate}\0" \ | |
298 | "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \ | |
299 | "addmisc=setenv bootargs ${bootargs}\0" \ | |
300 | "kernel_addr=FC0A0000\0" \ | |
301 | "fdt_addr=FC2A0000\0" \ | |
302 | "ramdisk_addr=FC2C0000\0" \ | |
303 | "u-boot=mpc8308_p1m/u-boot.bin\0" \ | |
304 | "kernel_addr_r=1000000\0" \ | |
305 | "fdt_addr_r=C00000\0" \ | |
306 | "hostname=mpc8308_p1m\0" \ | |
307 | "bootfile=mpc8308_p1m/uImage\0" \ | |
308 | "fdtfile=mpc8308_p1m/mpc8308_p1m.dtb\0" \ | |
309 | "rootpath=/opt/eldk-4.2/ppc_6xx\0" \ | |
310 | "flash_self=run ramargs addip addtty addmtd addmisc;" \ | |
311 | "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \ | |
312 | "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \ | |
313 | "bootm ${kernel_addr} - ${fdt_addr}\0" \ | |
314 | "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \ | |
315 | "tftp ${fdt_addr_r} ${fdtfile};" \ | |
316 | "run nfsargs addip addtty addmtd addmisc;" \ | |
317 | "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \ | |
318 | "bootcmd=run flash_self\0" \ | |
319 | "load=tftp ${loadaddr} ${u-boot}\0" \ | |
93ea89f0 MV |
320 | "update=protect off " __stringify(CONFIG_SYS_MONITOR_BASE) \ |
321 | " +${filesize};era " __stringify(CONFIG_SYS_MONITOR_BASE)\ | |
bc8f8c26 | 322 | " +${filesize};cp.b ${fileaddr} " \ |
93ea89f0 | 323 | __stringify(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \ |
bc8f8c26 IY |
324 | "upd=run load update\0" \ |
325 | ||
326 | #endif /* __CONFIG_H */ |