]>
Commit | Line | Data |
---|---|---|
b5dc9b30 GL |
1 | /* |
2 | * Copyright (C) 2008, Guennadi Liakhovetski <lg@denx.de> | |
3 | * | |
4 | * Configuration settings for the MX31ADS Freescale board. | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
b5dc9b30 GL |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
86271115 | 12 | #include <asm/arch/imx-regs.h> |
b5dc9b30 GL |
13 | |
14 | /* High Level Configuration Options */ | |
15 | #define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */ | |
16 | #define CONFIG_MX31 1 /* in a mx31 */ | |
b5dc9b30 GL |
17 | |
18 | #define CONFIG_DISPLAY_CPUINFO | |
19 | #define CONFIG_DISPLAY_BOARDINFO | |
20 | ||
4ac2e2d6 FE |
21 | #define CONFIG_SYS_TEXT_BASE 0xA0000000 |
22 | ||
da3598ac FE |
23 | #define CONFIG_MACH_TYPE MACH_TYPE_MX31ADS |
24 | ||
b5dc9b30 GL |
25 | /* |
26 | * Disabled for now due to build problems under Debian and a significant increase | |
27 | * in the final file size: 144260 vs. 109536 Bytes. | |
28 | */ | |
29 | #if 0 | |
30 | #define CONFIG_OF_LIBFDT 1 | |
31 | #define CONFIG_FIT 1 | |
32 | #define CONFIG_FIT_VERBOSE 1 | |
33 | #endif | |
34 | ||
35 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ | |
36 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
37 | #define CONFIG_INITRD_TAG 1 | |
38 | ||
39 | /* | |
40 | * Size of malloc() pool | |
41 | */ | |
6d0f6bcf | 42 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024) |
b5dc9b30 GL |
43 | |
44 | /* | |
45 | * Hardware drivers | |
46 | */ | |
47 | ||
40f6fffe SB |
48 | #define CONFIG_MXC_UART |
49 | #define CONFIG_MXC_UART_BASE UART1_BASE | |
b5dc9b30 | 50 | |
0a0b606f GL |
51 | #define CONFIG_HARD_SPI 1 |
52 | #define CONFIG_MXC_SPI 1 | |
d255bb0e | 53 | #define CONFIG_DEFAULT_SPI_BUS 1 |
9f481e95 | 54 | #define CONFIG_DEFAULT_SPI_MODE (SPI_MODE_0 | SPI_CS_HIGH) |
5bd9a9b0 | 55 | #define CONFIG_MXC_GPIO |
0a0b606f | 56 | |
d7d6780f | 57 | /* PMIC Controller */ |
be3b51aa ŁM |
58 | #define CONFIG_POWER |
59 | #define CONFIG_POWER_SPI | |
60 | #define CONFIG_POWER_FSL | |
dfe5e14f SB |
61 | #define CONFIG_FSL_PMIC_BUS 1 |
62 | #define CONFIG_FSL_PMIC_CS 0 | |
63 | #define CONFIG_FSL_PMIC_CLK 1000000 | |
9f481e95 | 64 | #define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH) |
d7d6780f | 65 | #define CONFIG_FSL_PMIC_BITLEN 32 |
4e8b7544 | 66 | #define CONFIG_RTC_MC13XXX |
0a0b606f | 67 | |
b5dc9b30 GL |
68 | /* allow to overwrite serial and ethaddr */ |
69 | #define CONFIG_ENV_OVERWRITE | |
70 | #define CONFIG_CONS_INDEX 1 | |
71 | #define CONFIG_BAUDRATE 115200 | |
b5dc9b30 GL |
72 | |
73 | /*********************************************************** | |
74 | * Command definition | |
75 | ***********************************************************/ | |
76 | ||
77 | #include <config_cmd_default.h> | |
78 | ||
b5dc9b30 | 79 | #define CONFIG_CMD_PING |
7602ed50 | 80 | #define CONFIG_CMD_DHCP |
0a0b606f GL |
81 | #define CONFIG_CMD_SPI |
82 | #define CONFIG_CMD_DATE | |
b5dc9b30 GL |
83 | |
84 | #define CONFIG_BOOTDELAY 3 | |
85 | ||
7602ed50 | 86 | #define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */ |
0a0b606f GL |
87 | |
88 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
89 | "netdev=eth0\0" \ | |
90 | "uboot_addr=0xa0000000\0" \ | |
91 | "uboot=mx31ads/u-boot.bin\0" \ | |
92 | "kernel=mx31ads/uImage\0" \ | |
93 | "nfsroot=/opt/eldk/arm\0" \ | |
94 | "bootargs_base=setenv bootargs console=ttymxc0,115200\0" \ | |
95 | "bootargs_nfs=setenv bootargs ${bootargs} root=/dev/nfs " \ | |
96 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
97 | "bootcmd=run bootcmd_net\0" \ | |
98 | "bootcmd_net=run bootargs_base bootargs_nfs; " \ | |
99 | "tftpboot ${loadaddr} ${kernel}; bootm\0" \ | |
100 | "prg_uboot=tftpboot ${loadaddr} ${uboot}; " \ | |
101 | "protect off ${uboot_addr} 0xa003ffff; " \ | |
102 | "erase ${uboot_addr} 0xa003ffff; " \ | |
103 | "cp.b ${loadaddr} ${uboot_addr} ${filesize}; " \ | |
104 | "setenv filesize; saveenv\0" | |
b5dc9b30 | 105 | |
b1c0eaac BW |
106 | #define CONFIG_CS8900 |
107 | #define CONFIG_CS8900_BASE 0xb4020300 | |
108 | #define CONFIG_CS8900_BUS16 1 /* follow the Linux driver */ | |
d23ff682 GL |
109 | |
110 | /* | |
111 | * The MX31ADS board seems to have a hardware "peculiarity" confirmed under | |
112 | * U-Boot, RedBoot and Linux: the ethernet Rx signal is reaching the CS8900A | |
113 | * controller inverted. The controller is capable of detecting and correcting | |
114 | * this, but it needs 4 network packets for that. Which means, at startup, you | |
115 | * will not receive answers to the first 4 packest, unless there have been some | |
116 | * broadcasts on the network, or your board is on a hub. Reducing the ARP | |
117 | * timeout from default 5 seconds to 200ms we speed up the initial TFTP | |
118 | * transfer, should the user wish one, significantly. | |
119 | */ | |
120 | #define CONFIG_ARP_TIMEOUT 200UL | |
b5dc9b30 GL |
121 | |
122 | /* | |
123 | * Miscellaneous configurable options | |
124 | */ | |
6d0f6bcf JCPV |
125 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
126 | #define CONFIG_SYS_PROMPT "=> " | |
127 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
b5dc9b30 | 128 | /* Print Buffer Size */ |
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) |
130 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
131 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
b5dc9b30 | 132 | |
6d0f6bcf JCPV |
133 | #define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */ |
134 | #define CONFIG_SYS_MEMTEST_END 0x10000 | |
b5dc9b30 | 135 | |
6d0f6bcf | 136 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
b5dc9b30 | 137 | |
6d0f6bcf | 138 | #define CONFIG_SYS_HZ 1000 |
b5dc9b30 GL |
139 | |
140 | #define CONFIG_CMDLINE_EDITING 1 | |
141 | ||
b5dc9b30 GL |
142 | /*----------------------------------------------------------------------- |
143 | * Physical Memory Map | |
144 | */ | |
145 | #define CONFIG_NR_DRAM_BANKS 1 | |
146 | #define PHYS_SDRAM_1 CSD0_BASE | |
147 | #define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024) | |
4ac2e2d6 FE |
148 | #define CONFIG_BOARD_EARLY_INIT_F |
149 | ||
150 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
151 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
152 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
153 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ | |
154 | GENERATED_GBL_DATA_SIZE) | |
155 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
156 | CONFIG_SYS_GBL_DATA_OFFSET) | |
b5dc9b30 GL |
157 | |
158 | /*----------------------------------------------------------------------- | |
159 | * FLASH and environment organization | |
160 | */ | |
6d0f6bcf JCPV |
161 | #define CONFIG_SYS_FLASH_BASE CS0_BASE |
162 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
163 | #define CONFIG_SYS_MAX_FLASH_SECT 262 /* max number of sectors on one chip */ | |
164 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE /* Monitor at beginning of flash */ | |
165 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256KiB */ | |
b5dc9b30 | 166 | |
5a1aceb0 | 167 | #define CONFIG_ENV_IS_IN_FLASH 1 |
ba8dcca7 | 168 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) |
0e8d1586 | 169 | #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE |
ba8dcca7 | 170 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
d23ff682 GL |
171 | |
172 | /* Address and size of Redundant Environment Sector */ | |
ba8dcca7 | 173 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SIZE) |
0e8d1586 | 174 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE |
d23ff682 | 175 | |
b5dc9b30 GL |
176 | |
177 | /*----------------------------------------------------------------------- | |
178 | * CFI FLASH driver setup | |
179 | */ | |
6d0f6bcf | 180 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash memory is CFI compliant */ |
00b1883a | 181 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */ |
d23ff682 | 182 | #define CONFIG_FLASH_SPANSION_S29WS_N 1 /* A non-standard buffered write algorithm */ |
6d0f6bcf JCPV |
183 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* Use buffered writes (~10x faster) */ |
184 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use hardware sector protection */ | |
b5dc9b30 GL |
185 | |
186 | /* | |
187 | * JFFS2 partitions | |
188 | */ | |
68d7d651 | 189 | #undef CONFIG_CMD_MTDPARTS |
b5dc9b30 GL |
190 | #define CONFIG_JFFS2_DEV "nor0" |
191 | ||
192 | #endif /* __CONFIG_H */ |