]>
Commit | Line | Data |
---|---|---|
b5dc9b30 GL |
1 | /* |
2 | * Copyright (C) 2008, Guennadi Liakhovetski <lg@denx.de> | |
3 | * | |
4 | * Configuration settings for the MX31ADS Freescale board. | |
5 | * | |
3765b3e7 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
b5dc9b30 GL |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
86271115 | 12 | #include <asm/arch/imx-regs.h> |
b5dc9b30 GL |
13 | |
14 | /* High Level Configuration Options */ | |
3fd968e9 | 15 | #define CONFIG_MX31 1 /* This is a mx31 */ |
b5dc9b30 | 16 | |
da3598ac FE |
17 | #define CONFIG_MACH_TYPE MACH_TYPE_MX31ADS |
18 | ||
b5dc9b30 GL |
19 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ |
20 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
21 | #define CONFIG_INITRD_TAG 1 | |
22 | ||
23 | /* | |
24 | * Size of malloc() pool | |
25 | */ | |
6d0f6bcf | 26 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024) |
b5dc9b30 GL |
27 | |
28 | /* | |
29 | * Hardware drivers | |
30 | */ | |
31 | ||
40f6fffe SB |
32 | #define CONFIG_MXC_UART |
33 | #define CONFIG_MXC_UART_BASE UART1_BASE | |
b5dc9b30 | 34 | |
0a0b606f GL |
35 | #define CONFIG_HARD_SPI 1 |
36 | #define CONFIG_MXC_SPI 1 | |
d255bb0e | 37 | #define CONFIG_DEFAULT_SPI_BUS 1 |
9f481e95 | 38 | #define CONFIG_DEFAULT_SPI_MODE (SPI_MODE_0 | SPI_CS_HIGH) |
0a0b606f | 39 | |
d7d6780f | 40 | /* PMIC Controller */ |
be3b51aa ŁM |
41 | #define CONFIG_POWER |
42 | #define CONFIG_POWER_SPI | |
43 | #define CONFIG_POWER_FSL | |
dfe5e14f SB |
44 | #define CONFIG_FSL_PMIC_BUS 1 |
45 | #define CONFIG_FSL_PMIC_CS 0 | |
46 | #define CONFIG_FSL_PMIC_CLK 1000000 | |
9f481e95 | 47 | #define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH) |
d7d6780f | 48 | #define CONFIG_FSL_PMIC_BITLEN 32 |
4e8b7544 | 49 | #define CONFIG_RTC_MC13XXX |
0a0b606f | 50 | |
b5dc9b30 GL |
51 | /* allow to overwrite serial and ethaddr */ |
52 | #define CONFIG_ENV_OVERWRITE | |
53 | #define CONFIG_CONS_INDEX 1 | |
b5dc9b30 | 54 | |
7602ed50 | 55 | #define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */ |
0a0b606f GL |
56 | |
57 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
58 | "netdev=eth0\0" \ | |
59 | "uboot_addr=0xa0000000\0" \ | |
60 | "uboot=mx31ads/u-boot.bin\0" \ | |
61 | "kernel=mx31ads/uImage\0" \ | |
62 | "nfsroot=/opt/eldk/arm\0" \ | |
63 | "bootargs_base=setenv bootargs console=ttymxc0,115200\0" \ | |
64 | "bootargs_nfs=setenv bootargs ${bootargs} root=/dev/nfs " \ | |
65 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
66 | "bootcmd=run bootcmd_net\0" \ | |
67 | "bootcmd_net=run bootargs_base bootargs_nfs; " \ | |
68 | "tftpboot ${loadaddr} ${kernel}; bootm\0" \ | |
69 | "prg_uboot=tftpboot ${loadaddr} ${uboot}; " \ | |
70 | "protect off ${uboot_addr} 0xa003ffff; " \ | |
71 | "erase ${uboot_addr} 0xa003ffff; " \ | |
72 | "cp.b ${loadaddr} ${uboot_addr} ${filesize}; " \ | |
73 | "setenv filesize; saveenv\0" | |
b5dc9b30 | 74 | |
b1c0eaac BW |
75 | #define CONFIG_CS8900 |
76 | #define CONFIG_CS8900_BASE 0xb4020300 | |
77 | #define CONFIG_CS8900_BUS16 1 /* follow the Linux driver */ | |
d23ff682 GL |
78 | |
79 | /* | |
80 | * The MX31ADS board seems to have a hardware "peculiarity" confirmed under | |
81 | * U-Boot, RedBoot and Linux: the ethernet Rx signal is reaching the CS8900A | |
82 | * controller inverted. The controller is capable of detecting and correcting | |
83 | * this, but it needs 4 network packets for that. Which means, at startup, you | |
84 | * will not receive answers to the first 4 packest, unless there have been some | |
85 | * broadcasts on the network, or your board is on a hub. Reducing the ARP | |
86 | * timeout from default 5 seconds to 200ms we speed up the initial TFTP | |
87 | * transfer, should the user wish one, significantly. | |
88 | */ | |
89 | #define CONFIG_ARP_TIMEOUT 200UL | |
b5dc9b30 GL |
90 | |
91 | /* | |
92 | * Miscellaneous configurable options | |
93 | */ | |
6d0f6bcf | 94 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
b5dc9b30 | 95 | |
6d0f6bcf JCPV |
96 | #define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */ |
97 | #define CONFIG_SYS_MEMTEST_END 0x10000 | |
b5dc9b30 | 98 | |
6d0f6bcf | 99 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
b5dc9b30 | 100 | |
b5dc9b30 GL |
101 | #define CONFIG_CMDLINE_EDITING 1 |
102 | ||
b5dc9b30 GL |
103 | /*----------------------------------------------------------------------- |
104 | * Physical Memory Map | |
105 | */ | |
106 | #define CONFIG_NR_DRAM_BANKS 1 | |
107 | #define PHYS_SDRAM_1 CSD0_BASE | |
108 | #define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024) | |
4ac2e2d6 FE |
109 | |
110 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
111 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
112 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
113 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ | |
114 | GENERATED_GBL_DATA_SIZE) | |
115 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
116 | CONFIG_SYS_GBL_DATA_OFFSET) | |
b5dc9b30 GL |
117 | |
118 | /*----------------------------------------------------------------------- | |
119 | * FLASH and environment organization | |
120 | */ | |
6d0f6bcf JCPV |
121 | #define CONFIG_SYS_FLASH_BASE CS0_BASE |
122 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
123 | #define CONFIG_SYS_MAX_FLASH_SECT 262 /* max number of sectors on one chip */ | |
124 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE /* Monitor at beginning of flash */ | |
125 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256KiB */ | |
b5dc9b30 | 126 | |
ba8dcca7 | 127 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) |
0e8d1586 | 128 | #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE |
ba8dcca7 | 129 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
d23ff682 GL |
130 | |
131 | /* Address and size of Redundant Environment Sector */ | |
ba8dcca7 | 132 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SIZE) |
0e8d1586 | 133 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE |
d23ff682 | 134 | |
b5dc9b30 GL |
135 | /*----------------------------------------------------------------------- |
136 | * CFI FLASH driver setup | |
137 | */ | |
6d0f6bcf | 138 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash memory is CFI compliant */ |
00b1883a | 139 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */ |
d23ff682 | 140 | #define CONFIG_FLASH_SPANSION_S29WS_N 1 /* A non-standard buffered write algorithm */ |
6d0f6bcf JCPV |
141 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* Use buffered writes (~10x faster) */ |
142 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use hardware sector protection */ | |
b5dc9b30 GL |
143 | |
144 | /* | |
145 | * JFFS2 partitions | |
146 | */ | |
b5dc9b30 GL |
147 | #define CONFIG_JFFS2_DEV "nor0" |
148 | ||
149 | #endif /* __CONFIG_H */ |