]>
Commit | Line | Data |
---|---|---|
860b32ee FE |
1 | /* |
2 | * Copyright (C) 2011 Freescale Semiconductor, Inc. | |
3 | * | |
c4c596fb | 4 | * Configuration settings for the MX53SMD Freescale board. |
860b32ee FE |
5 | * |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License as | |
8 | * published by the Free Software Foundation; either version 2 of | |
9 | * the License, or (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
19 | * MA 02111-1307 USA | |
20 | */ | |
21 | ||
22 | #ifndef __CONFIG_H | |
23 | #define __CONFIG_H | |
24 | ||
25 | #define CONFIG_MX53 | |
26 | ||
860b32ee FE |
27 | #define CONFIG_DISPLAY_CPUINFO |
28 | #define CONFIG_DISPLAY_BOARDINFO | |
29 | ||
c4c596fb FE |
30 | #define CONFIG_MACH_TYPE MACH_TYPE_MX53_SMD |
31 | ||
860b32ee FE |
32 | #include <asm/arch/imx-regs.h> |
33 | ||
34 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
860b32ee FE |
35 | #define CONFIG_SETUP_MEMORY_TAGS |
36 | #define CONFIG_INITRD_TAG | |
fd622f23 | 37 | #define CONFIG_REVISION_TAG |
860b32ee FE |
38 | |
39 | /* Size of malloc() pool */ | |
40 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024) | |
41 | ||
42 | #define CONFIG_BOARD_EARLY_INIT_F | |
43 | #define CONFIG_MXC_GPIO | |
44 | ||
45 | #define CONFIG_MXC_UART | |
40f6fffe | 46 | #define CONFIG_MXC_UART_BASE UART1_BASE |
860b32ee FE |
47 | |
48 | /* I2C Configs */ | |
49 | #define CONFIG_CMD_I2C | |
50 | #define CONFIG_HARD_I2C | |
51 | #define CONFIG_I2C_MXC | |
de6f604d | 52 | #define CONFIG_SYS_I2C_BASE I2C2_BASE_ADDR |
860b32ee | 53 | #define CONFIG_SYS_I2C_SPEED 100000 |
860b32ee FE |
54 | |
55 | /* MMC Configs */ | |
56 | #define CONFIG_FSL_ESDHC | |
57 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
58 | #define CONFIG_SYS_FSL_ESDHC_NUM 1 | |
59 | ||
60 | #define CONFIG_MMC | |
61 | #define CONFIG_CMD_MMC | |
62 | #define CONFIG_GENERIC_MMC | |
63 | #define CONFIG_CMD_FAT | |
64 | #define CONFIG_DOS_PARTITION | |
65 | ||
66 | /* Eth Configs */ | |
67 | #define CONFIG_HAS_ETH1 | |
860b32ee | 68 | #define CONFIG_MII |
860b32ee FE |
69 | |
70 | #define CONFIG_FEC_MXC | |
71 | #define IMX_FEC_BASE FEC_BASE_ADDR | |
72 | #define CONFIG_FEC_MXC_PHYADDR 0x1F | |
73 | ||
74 | #define CONFIG_CMD_PING | |
75 | #define CONFIG_CMD_DHCP | |
76 | #define CONFIG_CMD_MII | |
77 | #define CONFIG_CMD_NET | |
78 | ||
79 | /* allow to overwrite serial and ethaddr */ | |
80 | #define CONFIG_ENV_OVERWRITE | |
81 | #define CONFIG_CONS_INDEX 1 | |
82 | #define CONFIG_BAUDRATE 115200 | |
860b32ee FE |
83 | |
84 | /* Command definition */ | |
85 | #include <config_cmd_default.h> | |
86 | ||
87 | #undef CONFIG_CMD_IMLS | |
88 | ||
89 | #define CONFIG_BOOTDELAY 3 | |
90 | ||
28b119e9 | 91 | #define CONFIG_ETHPRIME "FEC0" |
860b32ee FE |
92 | |
93 | #define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */ | |
94 | #define CONFIG_SYS_TEXT_BASE 0x77800000 | |
95 | ||
96 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
97 | "script=boot.scr\0" \ | |
98 | "uimage=uImage\0" \ | |
99 | "mmcdev=0\0" \ | |
100 | "mmcpart=2\0" \ | |
101 | "mmcroot=/dev/mmcblk0p3 rw\0" \ | |
102 | "mmcrootfstype=ext3 rootwait\0" \ | |
103 | "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \ | |
104 | "root=${mmcroot} " \ | |
105 | "rootfstype=${mmcrootfstype}\0" \ | |
106 | "loadbootscript=" \ | |
107 | "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
108 | "bootscript=echo Running bootscript from mmc ...; " \ | |
109 | "source\0" \ | |
110 | "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \ | |
111 | "mmcboot=echo Booting from mmc ...; " \ | |
112 | "run mmcargs; " \ | |
113 | "bootm\0" \ | |
114 | "netargs=setenv bootargs console=ttymxc0,${baudrate} " \ | |
115 | "root=/dev/nfs " \ | |
116 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
117 | "netboot=echo Booting from net ...; " \ | |
118 | "run netargs; " \ | |
119 | "dhcp ${uimage}; bootm\0" \ | |
120 | ||
121 | #define CONFIG_BOOTCOMMAND \ | |
66968110 | 122 | "mmc dev ${mmcdev}; if mmc rescan; then " \ |
860b32ee FE |
123 | "if run loadbootscript; then " \ |
124 | "run bootscript; " \ | |
125 | "else " \ | |
126 | "if run loaduimage; then " \ | |
127 | "run mmcboot; " \ | |
128 | "else run netboot; " \ | |
129 | "fi; " \ | |
130 | "fi; " \ | |
131 | "else run netboot; fi" | |
132 | #define CONFIG_ARP_TIMEOUT 200UL | |
133 | ||
134 | /* Miscellaneous configurable options */ | |
135 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
136 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
860b32ee FE |
137 | #define CONFIG_SYS_PROMPT "MX53SMD U-Boot > " |
138 | #define CONFIG_AUTO_COMPLETE | |
139 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
140 | ||
141 | /* Print Buffer Size */ | |
142 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
143 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
144 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
145 | ||
146 | #define CONFIG_SYS_MEMTEST_START 0x70000000 | |
869aed7b | 147 | #define CONFIG_SYS_MEMTEST_END 0x70010000 |
860b32ee FE |
148 | |
149 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
150 | ||
151 | #define CONFIG_SYS_HZ 1000 | |
152 | #define CONFIG_CMDLINE_EDITING | |
153 | ||
860b32ee FE |
154 | /* Physical Memory Map */ |
155 | #define CONFIG_NR_DRAM_BANKS 2 | |
156 | #define PHYS_SDRAM_1 CSD0_BASE_ADDR | |
157 | #define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024) | |
158 | #define PHYS_SDRAM_2 CSD1_BASE_ADDR | |
159 | #define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024) | |
160 | #define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE) | |
161 | ||
162 | #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1) | |
163 | #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR) | |
164 | #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE) | |
165 | ||
166 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
167 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
168 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
169 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
170 | ||
171 | /* FLASH and environment organization */ | |
172 | #define CONFIG_SYS_NO_FLASH | |
173 | ||
174 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) | |
175 | #define CONFIG_ENV_SIZE (8 * 1024) | |
176 | #define CONFIG_ENV_IS_IN_MMC | |
177 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
178 | ||
179 | #define CONFIG_OF_LIBFDT | |
860b32ee FE |
180 | |
181 | #endif /* __CONFIG_H */ |