]>
Commit | Line | Data |
---|---|---|
d67b0d97 EN |
1 | /* |
2 | * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * Configuration settings for the Boundary Devices Nitrogen6X | |
5 | * and Freescale i.MX6Q Sabre Lite boards. | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
d67b0d97 EN |
8 | */ |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
02824dc7 | 13 | #include "mx6_common.h" |
d67b0d97 EN |
14 | |
15 | #define CONFIG_MACH_TYPE 3769 | |
16 | ||
d67b0d97 EN |
17 | /* Size of malloc() pool */ |
18 | #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) | |
19 | ||
d67b0d97 | 20 | #define CONFIG_MISC_INIT_R |
f3d7cff5 | 21 | #define CONFIG_USBD_HS |
f3d7cff5 TK |
22 | #define CONFIG_USB_ETHER |
23 | #define CONFIG_USB_ETH_CDC | |
24 | #define CONFIG_NETCONSOLE | |
d67b0d97 EN |
25 | |
26 | #define CONFIG_MXC_UART | |
27 | #define CONFIG_MXC_UART_BASE UART2_BASE | |
28 | ||
d67b0d97 | 29 | #ifdef CONFIG_CMD_SF |
d67b0d97 EN |
30 | #define CONFIG_MXC_SPI |
31 | #define CONFIG_SF_DEFAULT_BUS 0 | |
155fa9af | 32 | #define CONFIG_SF_DEFAULT_CS 0 |
d67b0d97 EN |
33 | #define CONFIG_SF_DEFAULT_SPEED 25000000 |
34 | #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0) | |
35 | #endif | |
36 | ||
37 | /* I2C Configs */ | |
b089d039 | 38 | #define CONFIG_SYS_I2C |
39 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
40 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
41 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 42 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
d67b0d97 | 43 | #define CONFIG_SYS_I2C_SPEED 100000 |
5dbdc3cf | 44 | #define CONFIG_I2C_EDID |
d67b0d97 | 45 | |
d67b0d97 | 46 | /* MMC Configs */ |
d67b0d97 EN |
47 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
48 | #define CONFIG_SYS_FSL_USDHC_NUM 2 | |
49 | ||
d67b0d97 EN |
50 | /* |
51 | * SATA Configs | |
52 | */ | |
53 | #ifdef CONFIG_CMD_SATA | |
54 | #define CONFIG_DWC_AHSATA | |
55 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 | |
56 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
57 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR | |
58 | #define CONFIG_LBA48 | |
59 | #define CONFIG_LIBATA | |
60 | #endif | |
61 | ||
d67b0d97 EN |
62 | #define CONFIG_FEC_MXC |
63 | #define CONFIG_MII | |
64 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
65 | #define CONFIG_FEC_XCV_TYPE RGMII | |
66 | #define CONFIG_ETHPRIME "FEC" | |
67 | #define CONFIG_FEC_MXC_PHYADDR 6 | |
68 | #define CONFIG_PHYLIB | |
69 | #define CONFIG_PHY_MICREL | |
70 | #define CONFIG_PHY_MICREL_KSZ9021 | |
71 | ||
72 | /* USB Configs */ | |
d67b0d97 EN |
73 | #define CONFIG_USB_HOST_ETHER |
74 | #define CONFIG_USB_ETHER_ASIX | |
a743415f | 75 | #define CONFIG_USB_ETHER_MCS7830 |
d67b0d97 | 76 | #define CONFIG_USB_ETHER_SMSC95XX |
d1a52860 TK |
77 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
78 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */ | |
d67b0d97 EN |
79 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) |
80 | #define CONFIG_MXC_USB_FLAGS 0 | |
c36c0008 | 81 | #define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP |
d67b0d97 | 82 | |
d67b0d97 | 83 | /* Framebuffer and LCD */ |
d67b0d97 | 84 | #define CONFIG_VIDEO_IPUV3 |
d67b0d97 EN |
85 | #define CONFIG_VIDEO_BMP_RLE8 |
86 | #define CONFIG_SPLASH_SCREEN | |
761bc195 EN |
87 | #define CONFIG_SPLASH_SCREEN_ALIGN |
88 | #define CONFIG_VIDEO_BMP_GZIP | |
89 | #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024) | |
d67b0d97 | 90 | #define CONFIG_BMP_16BPP |
d67b0d97 | 91 | #define CONFIG_IPUV3_CLK 260000000 |
5ea7f0e3 | 92 | #define CONFIG_IMX_HDMI |
a47e4495 | 93 | #define CONFIG_IMX_VIDEO_SKIP |
d67b0d97 | 94 | |
d67b0d97 EN |
95 | #define CONFIG_PREBOOT "" |
96 | ||
d67b0d97 EN |
97 | #ifdef CONFIG_CMD_SATA |
98 | #define CONFIG_DRIVE_SATA "sata " | |
99 | #else | |
100 | #define CONFIG_DRIVE_SATA | |
101 | #endif | |
102 | ||
103 | #ifdef CONFIG_CMD_MMC | |
104 | #define CONFIG_DRIVE_MMC "mmc " | |
105 | #else | |
106 | #define CONFIG_DRIVE_MMC | |
107 | #endif | |
108 | ||
5b7103e0 DR |
109 | #ifdef CONFIG_USB_STORAGE |
110 | #define CONFIG_DRIVE_USB "usb " | |
111 | #else | |
112 | #define CONFIG_DRIVE_USB | |
113 | #endif | |
114 | ||
115 | #define CONFIG_DRIVE_TYPES CONFIG_DRIVE_SATA CONFIG_DRIVE_MMC CONFIG_DRIVE_USB | |
8d97b3ad | 116 | #define CONFIG_UMSDEVS CONFIG_DRIVE_SATA CONFIG_DRIVE_MMC |
d67b0d97 | 117 | |
f8b1e86d FE |
118 | #if defined(CONFIG_SABRELITE) |
119 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
120 | "script=boot.scr\0" \ | |
121 | "uimage=uImage\0" \ | |
122 | "console=ttymxc1\0" \ | |
123 | "fdt_high=0xffffffff\0" \ | |
124 | "initrd_high=0xffffffff\0" \ | |
125 | "fdt_file=imx6q-sabrelite.dtb\0" \ | |
6584a1b5 | 126 | "fdt_addr=0x18000000\0" \ |
f8b1e86d FE |
127 | "boot_fdt=try\0" \ |
128 | "ip_dyn=yes\0" \ | |
1c3e62d6 | 129 | "usb_pgood_delay=2000\0" \ |
05d1c245 | 130 | "mmcdevs=0 1\0" \ |
f8b1e86d FE |
131 | "mmcpart=1\0" \ |
132 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
133 | "mmcargs=setenv bootargs console=${console},${baudrate} " \ | |
134 | "root=${mmcroot}\0" \ | |
135 | "loadbootscript=" \ | |
3ee96c7d | 136 | "load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ |
f8b1e86d FE |
137 | "bootscript=echo Running bootscript from mmc ...; " \ |
138 | "source\0" \ | |
3ee96c7d GG |
139 | "loaduimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \ |
140 | "loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ | |
f8b1e86d FE |
141 | "mmcboot=echo Booting from mmc ...; " \ |
142 | "run mmcargs; " \ | |
143 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
144 | "if run loadfdt; then " \ | |
145 | "bootm ${loadaddr} - ${fdt_addr}; " \ | |
146 | "else " \ | |
147 | "if test ${boot_fdt} = try; then " \ | |
148 | "bootm; " \ | |
149 | "else " \ | |
150 | "echo WARN: Cannot load the DT; " \ | |
151 | "fi; " \ | |
152 | "fi; " \ | |
153 | "else " \ | |
154 | "bootm; " \ | |
155 | "fi;\0" \ | |
156 | "netargs=setenv bootargs console=${console},${baudrate} " \ | |
157 | "root=/dev/nfs " \ | |
158 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
159 | "netboot=echo Booting from net ...; " \ | |
160 | "run netargs; " \ | |
161 | "if test ${ip_dyn} = yes; then " \ | |
162 | "setenv get_cmd dhcp; " \ | |
163 | "else " \ | |
164 | "setenv get_cmd tftp; " \ | |
165 | "fi; " \ | |
166 | "${get_cmd} ${uimage}; " \ | |
167 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
168 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
169 | "bootm ${loadaddr} - ${fdt_addr}; " \ | |
170 | "else " \ | |
171 | "if test ${boot_fdt} = try; then " \ | |
172 | "bootm; " \ | |
173 | "else " \ | |
174 | "echo WARN: Cannot load the DT; " \ | |
175 | "fi; " \ | |
176 | "fi; " \ | |
177 | "else " \ | |
178 | "bootm; " \ | |
179 | "fi;\0" | |
180 | ||
181 | #define CONFIG_BOOTCOMMAND \ | |
05d1c245 GG |
182 | "for mmcdev in ${mmcdevs}; do " \ |
183 | "mmc dev ${mmcdev}; " \ | |
184 | "if mmc rescan; then " \ | |
185 | "if run loadbootscript; then " \ | |
186 | "run bootscript; " \ | |
187 | "else " \ | |
188 | "if run loaduimage; then " \ | |
189 | "run mmcboot; " \ | |
190 | "fi; " \ | |
191 | "fi; " \ | |
192 | "fi; " \ | |
193 | "done; " \ | |
194 | "run netboot; " | |
f8b1e86d | 195 | #else |
d67b0d97 | 196 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
5b7103e0 | 197 | "bootdevs=" CONFIG_DRIVE_TYPES "\0" \ |
8d97b3ad | 198 | "umsdevs=" CONFIG_UMSDEVS "\0" \ |
1c3e62d6 | 199 | "usb_pgood_delay=2000\0" \ |
d67b0d97 EN |
200 | "console=ttymxc1\0" \ |
201 | "clearenv=if sf probe || sf probe || sf probe 1 ; then " \ | |
202 | "sf erase 0xc0000 0x2000 && " \ | |
203 | "echo restored environment to factory default ; fi\0" \ | |
5b7103e0 | 204 | "bootcmd=for dtype in ${bootdevs}" \ |
d67b0d97 | 205 | "; do " \ |
5b7103e0 DR |
206 | "if itest.s \"xusb\" == \"x${dtype}\" ; then " \ |
207 | "usb start ;" \ | |
208 | "fi; " \ | |
d67b0d97 | 209 | "for disk in 0 1 ; do ${dtype} dev ${disk} ;" \ |
43a3431c KM |
210 | "load " \ |
211 | "${dtype} ${disk}:1 " \ | |
212 | "10008000 " \ | |
213 | "/6x_bootscript" \ | |
214 | "&& source 10008000 ; " \ | |
d67b0d97 EN |
215 | "done ; " \ |
216 | "done; " \ | |
217 | "setenv stdout serial,vga ; " \ | |
218 | "echo ; echo 6x_bootscript not found ; " \ | |
219 | "echo ; echo serial console at 115200, 8N1 ; echo ; " \ | |
220 | "echo details at http://boundarydevices.com/6q_bootscript ; " \ | |
8d97b3ad EN |
221 | "setenv stdout serial;" \ |
222 | "setenv stdin serial,usbkbd;" \ | |
223 | "for dtype in ${umsdevs} ; do " \ | |
224 | "if itest.s sata == ${dtype}; then " \ | |
225 | "initcmd='sata init' ;" \ | |
226 | "else " \ | |
227 | "initcmd='mmc rescan' ;" \ | |
228 | "fi; " \ | |
229 | "for disk in 0 1 ; do " \ | |
230 | "if $initcmd && $dtype dev $disk ; then " \ | |
231 | "setenv stdout serial,vga; " \ | |
232 | "echo expose ${dtype} ${disk} " \ | |
233 | "over USB; " \ | |
234 | "ums 0 $dtype $disk ;" \ | |
235 | "fi; " \ | |
236 | " done; " \ | |
237 | "done ;" \ | |
238 | "setenv stdout serial,vga; " \ | |
239 | "echo no block devices found;" \ | |
240 | "\0" \ | |
8145ccc3 | 241 | "initrd_high=0xffffffff\0" \ |
5b7103e0 | 242 | "upgradeu=for dtype in ${bootdevs}" \ |
d67b0d97 EN |
243 | "; do " \ |
244 | "for disk in 0 1 ; do ${dtype} dev ${disk} ;" \ | |
43a3431c KM |
245 | "load ${dtype} ${disk}:1 10008000 " \ |
246 | "/6x_upgrade " \ | |
247 | "&& source 10008000 ; " \ | |
d67b0d97 EN |
248 | "done ; " \ |
249 | "done\0" \ | |
250 | ||
f8b1e86d | 251 | #endif |
d67b0d97 | 252 | /* Miscellaneous configurable options */ |
d67b0d97 EN |
253 | #define CONFIG_SYS_MEMTEST_START 0x10000000 |
254 | #define CONFIG_SYS_MEMTEST_END 0x10010000 | |
255 | #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000 | |
256 | ||
d67b0d97 EN |
257 | /* Physical Memory Map */ |
258 | #define CONFIG_NR_DRAM_BANKS 1 | |
259 | #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR | |
260 | ||
261 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
262 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
263 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
264 | ||
265 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
266 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
267 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
268 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
269 | ||
056845c2 | 270 | /* Environment organization */ |
d67b0d97 EN |
271 | #define CONFIG_ENV_SIZE (8 * 1024) |
272 | ||
d67b0d97 EN |
273 | #if defined(CONFIG_ENV_IS_IN_MMC) |
274 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) | |
275 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
276 | #elif defined(CONFIG_ENV_IS_IN_SPI_FLASH) | |
277 | #define CONFIG_ENV_OFFSET (768 * 1024) | |
278 | #define CONFIG_ENV_SECT_SIZE (8 * 1024) | |
279 | #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS | |
280 | #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS | |
281 | #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE | |
282 | #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED | |
283 | #endif | |
284 | ||
d67b0d97 EN |
285 | #define CONFIG_SYS_ALT_MEMTEST |
286 | ||
147f8fa3 MV |
287 | /* |
288 | * PCI express | |
289 | */ | |
147f8fa3 | 290 | #ifdef CONFIG_CMD_PCI |
147f8fa3 MV |
291 | #define CONFIG_PCI_SCAN_SHOW |
292 | #define CONFIG_PCIE_IMX | |
293 | #endif | |
294 | ||
01acd6ab | 295 | #define CONFIG_USB_FUNCTION_MASS_STORAGE |
84e2dc0c | 296 | |
17da3c0c | 297 | #define CONFIG_USB_FUNCTION_FASTBOOT |
e9feee63 EN |
298 | #define CONFIG_CMD_FASTBOOT |
299 | #define CONFIG_ANDROID_BOOT_IMAGE | |
a588d99a PK |
300 | #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR |
301 | #define CONFIG_FASTBOOT_BUF_SIZE 0x07000000 | |
e9feee63 | 302 | |
d67b0d97 | 303 | #endif /* __CONFIG_H */ |