]>
Commit | Line | Data |
---|---|---|
d67b0d97 EN |
1 | /* |
2 | * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * Configuration settings for the Boundary Devices Nitrogen6X | |
5 | * and Freescale i.MX6Q Sabre Lite boards. | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
d67b0d97 EN |
8 | */ |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
02824dc7 | 13 | #include "mx6_common.h" |
d67b0d97 EN |
14 | |
15 | #define CONFIG_MACH_TYPE 3769 | |
16 | ||
d67b0d97 EN |
17 | /* Size of malloc() pool */ |
18 | #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) | |
19 | ||
20 | #define CONFIG_BOARD_EARLY_INIT_F | |
21 | #define CONFIG_MISC_INIT_R | |
f016f8ca | 22 | #define CONFIG_CI_UDC |
f3d7cff5 TK |
23 | #define CONFIG_USBD_HS |
24 | #define CONFIG_USB_GADGET_DUALSPEED | |
25 | #define CONFIG_USB_ETHER | |
26 | #define CONFIG_USB_ETH_CDC | |
27 | #define CONFIG_NETCONSOLE | |
d67b0d97 EN |
28 | |
29 | #define CONFIG_MXC_UART | |
30 | #define CONFIG_MXC_UART_BASE UART2_BASE | |
31 | ||
32 | #define CONFIG_CMD_SF | |
33 | #ifdef CONFIG_CMD_SF | |
d67b0d97 EN |
34 | #define CONFIG_SPI_FLASH_SST |
35 | #define CONFIG_MXC_SPI | |
36 | #define CONFIG_SF_DEFAULT_BUS 0 | |
155fa9af | 37 | #define CONFIG_SF_DEFAULT_CS 0 |
d67b0d97 EN |
38 | #define CONFIG_SF_DEFAULT_SPEED 25000000 |
39 | #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0) | |
40 | #endif | |
41 | ||
42 | /* I2C Configs */ | |
43 | #define CONFIG_CMD_I2C | |
b089d039 | 44 | #define CONFIG_SYS_I2C |
45 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
46 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
47 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 48 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
d67b0d97 | 49 | #define CONFIG_SYS_I2C_SPEED 100000 |
5dbdc3cf | 50 | #define CONFIG_I2C_EDID |
d67b0d97 | 51 | |
d67b0d97 | 52 | /* MMC Configs */ |
d67b0d97 EN |
53 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
54 | #define CONFIG_SYS_FSL_USDHC_NUM 2 | |
55 | ||
d67b0d97 EN |
56 | #ifdef CONFIG_MX6Q |
57 | #define CONFIG_CMD_SATA | |
58 | #endif | |
59 | ||
60 | /* | |
61 | * SATA Configs | |
62 | */ | |
63 | #ifdef CONFIG_CMD_SATA | |
64 | #define CONFIG_DWC_AHSATA | |
65 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 | |
66 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
67 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR | |
68 | #define CONFIG_LBA48 | |
69 | #define CONFIG_LIBATA | |
70 | #endif | |
71 | ||
72 | #define CONFIG_CMD_PING | |
73 | #define CONFIG_CMD_DHCP | |
74 | #define CONFIG_CMD_MII | |
d67b0d97 EN |
75 | #define CONFIG_FEC_MXC |
76 | #define CONFIG_MII | |
77 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
78 | #define CONFIG_FEC_XCV_TYPE RGMII | |
79 | #define CONFIG_ETHPRIME "FEC" | |
80 | #define CONFIG_FEC_MXC_PHYADDR 6 | |
81 | #define CONFIG_PHYLIB | |
82 | #define CONFIG_PHY_MICREL | |
83 | #define CONFIG_PHY_MICREL_KSZ9021 | |
84 | ||
85 | /* USB Configs */ | |
86 | #define CONFIG_CMD_USB | |
d67b0d97 EN |
87 | #define CONFIG_USB_EHCI |
88 | #define CONFIG_USB_EHCI_MX6 | |
89 | #define CONFIG_USB_STORAGE | |
90 | #define CONFIG_USB_HOST_ETHER | |
91 | #define CONFIG_USB_ETHER_ASIX | |
a743415f | 92 | #define CONFIG_USB_ETHER_MCS7830 |
d67b0d97 | 93 | #define CONFIG_USB_ETHER_SMSC95XX |
d1a52860 TK |
94 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
95 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */ | |
d67b0d97 EN |
96 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) |
97 | #define CONFIG_MXC_USB_FLAGS 0 | |
c36c0008 EN |
98 | #define CONFIG_USB_KEYBOARD |
99 | #define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP | |
d67b0d97 EN |
100 | |
101 | /* Miscellaneous commands */ | |
102 | #define CONFIG_CMD_BMODE | |
d67b0d97 EN |
103 | |
104 | /* Framebuffer and LCD */ | |
105 | #define CONFIG_VIDEO | |
106 | #define CONFIG_VIDEO_IPUV3 | |
107 | #define CONFIG_CFB_CONSOLE | |
108 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
109 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV | |
110 | #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE | |
111 | #define CONFIG_VIDEO_BMP_RLE8 | |
112 | #define CONFIG_SPLASH_SCREEN | |
761bc195 EN |
113 | #define CONFIG_SPLASH_SCREEN_ALIGN |
114 | #define CONFIG_VIDEO_BMP_GZIP | |
115 | #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (6 * 1024 * 1024) | |
d67b0d97 | 116 | #define CONFIG_BMP_16BPP |
d67b0d97 EN |
117 | #define CONFIG_IPUV3_CLK 260000000 |
118 | #define CONFIG_CMD_HDMIDETECT | |
119 | #define CONFIG_CONSOLE_MUX | |
5ea7f0e3 | 120 | #define CONFIG_IMX_HDMI |
a47e4495 | 121 | #define CONFIG_IMX_VIDEO_SKIP |
d67b0d97 | 122 | |
d67b0d97 EN |
123 | #define CONFIG_PREBOOT "" |
124 | ||
d67b0d97 EN |
125 | #ifdef CONFIG_CMD_SATA |
126 | #define CONFIG_DRIVE_SATA "sata " | |
127 | #else | |
128 | #define CONFIG_DRIVE_SATA | |
129 | #endif | |
130 | ||
131 | #ifdef CONFIG_CMD_MMC | |
132 | #define CONFIG_DRIVE_MMC "mmc " | |
133 | #else | |
134 | #define CONFIG_DRIVE_MMC | |
135 | #endif | |
136 | ||
5b7103e0 DR |
137 | #ifdef CONFIG_USB_STORAGE |
138 | #define CONFIG_DRIVE_USB "usb " | |
139 | #else | |
140 | #define CONFIG_DRIVE_USB | |
141 | #endif | |
142 | ||
143 | #define CONFIG_DRIVE_TYPES CONFIG_DRIVE_SATA CONFIG_DRIVE_MMC CONFIG_DRIVE_USB | |
8d97b3ad | 144 | #define CONFIG_UMSDEVS CONFIG_DRIVE_SATA CONFIG_DRIVE_MMC |
d67b0d97 | 145 | |
f8b1e86d FE |
146 | #if defined(CONFIG_SABRELITE) |
147 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
148 | "script=boot.scr\0" \ | |
149 | "uimage=uImage\0" \ | |
150 | "console=ttymxc1\0" \ | |
151 | "fdt_high=0xffffffff\0" \ | |
152 | "initrd_high=0xffffffff\0" \ | |
153 | "fdt_file=imx6q-sabrelite.dtb\0" \ | |
6584a1b5 | 154 | "fdt_addr=0x18000000\0" \ |
f8b1e86d FE |
155 | "boot_fdt=try\0" \ |
156 | "ip_dyn=yes\0" \ | |
05d1c245 | 157 | "mmcdevs=0 1\0" \ |
f8b1e86d FE |
158 | "mmcpart=1\0" \ |
159 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
160 | "mmcargs=setenv bootargs console=${console},${baudrate} " \ | |
161 | "root=${mmcroot}\0" \ | |
162 | "loadbootscript=" \ | |
3ee96c7d | 163 | "load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ |
f8b1e86d FE |
164 | "bootscript=echo Running bootscript from mmc ...; " \ |
165 | "source\0" \ | |
3ee96c7d GG |
166 | "loaduimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \ |
167 | "loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ | |
f8b1e86d FE |
168 | "mmcboot=echo Booting from mmc ...; " \ |
169 | "run mmcargs; " \ | |
170 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
171 | "if run loadfdt; then " \ | |
172 | "bootm ${loadaddr} - ${fdt_addr}; " \ | |
173 | "else " \ | |
174 | "if test ${boot_fdt} = try; then " \ | |
175 | "bootm; " \ | |
176 | "else " \ | |
177 | "echo WARN: Cannot load the DT; " \ | |
178 | "fi; " \ | |
179 | "fi; " \ | |
180 | "else " \ | |
181 | "bootm; " \ | |
182 | "fi;\0" \ | |
183 | "netargs=setenv bootargs console=${console},${baudrate} " \ | |
184 | "root=/dev/nfs " \ | |
185 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
186 | "netboot=echo Booting from net ...; " \ | |
187 | "run netargs; " \ | |
188 | "if test ${ip_dyn} = yes; then " \ | |
189 | "setenv get_cmd dhcp; " \ | |
190 | "else " \ | |
191 | "setenv get_cmd tftp; " \ | |
192 | "fi; " \ | |
193 | "${get_cmd} ${uimage}; " \ | |
194 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
195 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
196 | "bootm ${loadaddr} - ${fdt_addr}; " \ | |
197 | "else " \ | |
198 | "if test ${boot_fdt} = try; then " \ | |
199 | "bootm; " \ | |
200 | "else " \ | |
201 | "echo WARN: Cannot load the DT; " \ | |
202 | "fi; " \ | |
203 | "fi; " \ | |
204 | "else " \ | |
205 | "bootm; " \ | |
206 | "fi;\0" | |
207 | ||
208 | #define CONFIG_BOOTCOMMAND \ | |
05d1c245 GG |
209 | "for mmcdev in ${mmcdevs}; do " \ |
210 | "mmc dev ${mmcdev}; " \ | |
211 | "if mmc rescan; then " \ | |
212 | "if run loadbootscript; then " \ | |
213 | "run bootscript; " \ | |
214 | "else " \ | |
215 | "if run loaduimage; then " \ | |
216 | "run mmcboot; " \ | |
217 | "fi; " \ | |
218 | "fi; " \ | |
219 | "fi; " \ | |
220 | "done; " \ | |
221 | "run netboot; " | |
f8b1e86d | 222 | #else |
d67b0d97 | 223 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
5b7103e0 | 224 | "bootdevs=" CONFIG_DRIVE_TYPES "\0" \ |
8d97b3ad | 225 | "umsdevs=" CONFIG_UMSDEVS "\0" \ |
d67b0d97 EN |
226 | "console=ttymxc1\0" \ |
227 | "clearenv=if sf probe || sf probe || sf probe 1 ; then " \ | |
228 | "sf erase 0xc0000 0x2000 && " \ | |
229 | "echo restored environment to factory default ; fi\0" \ | |
5b7103e0 | 230 | "bootcmd=for dtype in ${bootdevs}" \ |
d67b0d97 | 231 | "; do " \ |
5b7103e0 DR |
232 | "if itest.s \"xusb\" == \"x${dtype}\" ; then " \ |
233 | "usb start ;" \ | |
234 | "fi; " \ | |
d67b0d97 | 235 | "for disk in 0 1 ; do ${dtype} dev ${disk} ;" \ |
43a3431c KM |
236 | "load " \ |
237 | "${dtype} ${disk}:1 " \ | |
238 | "10008000 " \ | |
239 | "/6x_bootscript" \ | |
240 | "&& source 10008000 ; " \ | |
d67b0d97 EN |
241 | "done ; " \ |
242 | "done; " \ | |
243 | "setenv stdout serial,vga ; " \ | |
244 | "echo ; echo 6x_bootscript not found ; " \ | |
245 | "echo ; echo serial console at 115200, 8N1 ; echo ; " \ | |
246 | "echo details at http://boundarydevices.com/6q_bootscript ; " \ | |
8d97b3ad EN |
247 | "setenv stdout serial;" \ |
248 | "setenv stdin serial,usbkbd;" \ | |
249 | "for dtype in ${umsdevs} ; do " \ | |
250 | "if itest.s sata == ${dtype}; then " \ | |
251 | "initcmd='sata init' ;" \ | |
252 | "else " \ | |
253 | "initcmd='mmc rescan' ;" \ | |
254 | "fi; " \ | |
255 | "for disk in 0 1 ; do " \ | |
256 | "if $initcmd && $dtype dev $disk ; then " \ | |
257 | "setenv stdout serial,vga; " \ | |
258 | "echo expose ${dtype} ${disk} " \ | |
259 | "over USB; " \ | |
260 | "ums 0 $dtype $disk ;" \ | |
261 | "fi; " \ | |
262 | " done; " \ | |
263 | "done ;" \ | |
264 | "setenv stdout serial,vga; " \ | |
265 | "echo no block devices found;" \ | |
266 | "\0" \ | |
8145ccc3 | 267 | "initrd_high=0xffffffff\0" \ |
5b7103e0 | 268 | "upgradeu=for dtype in ${bootdevs}" \ |
d67b0d97 EN |
269 | "; do " \ |
270 | "for disk in 0 1 ; do ${dtype} dev ${disk} ;" \ | |
43a3431c KM |
271 | "load ${dtype} ${disk}:1 10008000 " \ |
272 | "/6x_upgrade " \ | |
273 | "&& source 10008000 ; " \ | |
d67b0d97 EN |
274 | "done ; " \ |
275 | "done\0" \ | |
276 | ||
f8b1e86d | 277 | #endif |
d67b0d97 | 278 | /* Miscellaneous configurable options */ |
d67b0d97 EN |
279 | #define CONFIG_SYS_MEMTEST_START 0x10000000 |
280 | #define CONFIG_SYS_MEMTEST_END 0x10010000 | |
281 | #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000 | |
282 | ||
d67b0d97 EN |
283 | /* Physical Memory Map */ |
284 | #define CONFIG_NR_DRAM_BANKS 1 | |
285 | #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR | |
286 | ||
287 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
288 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
289 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
290 | ||
291 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
292 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
293 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
294 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
295 | ||
056845c2 | 296 | /* Environment organization */ |
d67b0d97 EN |
297 | #define CONFIG_ENV_SIZE (8 * 1024) |
298 | ||
f8b1e86d FE |
299 | #if defined(CONFIG_SABRELITE) |
300 | #define CONFIG_ENV_IS_IN_MMC | |
301 | #else | |
d67b0d97 | 302 | #define CONFIG_ENV_IS_IN_SPI_FLASH |
f8b1e86d | 303 | #endif |
d67b0d97 EN |
304 | |
305 | #if defined(CONFIG_ENV_IS_IN_MMC) | |
306 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) | |
307 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
308 | #elif defined(CONFIG_ENV_IS_IN_SPI_FLASH) | |
309 | #define CONFIG_ENV_OFFSET (768 * 1024) | |
310 | #define CONFIG_ENV_SECT_SIZE (8 * 1024) | |
311 | #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS | |
312 | #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS | |
313 | #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE | |
314 | #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED | |
315 | #endif | |
316 | ||
d67b0d97 EN |
317 | #define CONFIG_CMD_BMP |
318 | ||
319 | #define CONFIG_CMD_TIME | |
d3d70e6f | 320 | #define CONFIG_CMD_MEMTEST |
d67b0d97 EN |
321 | #define CONFIG_SYS_ALT_MEMTEST |
322 | ||
147f8fa3 MV |
323 | /* |
324 | * PCI express | |
325 | */ | |
147f8fa3 MV |
326 | #ifdef CONFIG_CMD_PCI |
327 | #define CONFIG_PCI | |
328 | #define CONFIG_PCI_PNP | |
329 | #define CONFIG_PCI_SCAN_SHOW | |
330 | #define CONFIG_PCIE_IMX | |
331 | #endif | |
332 | ||
84e2dc0c EN |
333 | |
334 | #define CONFIG_USB_GADGET | |
335 | #define CONFIG_CMD_USB_MASS_STORAGE | |
01acd6ab PK |
336 | #define CONFIG_USB_FUNCTION_MASS_STORAGE |
337 | #define CONFIG_USB_GADGET_DOWNLOAD | |
84e2dc0c EN |
338 | #define CONFIG_USB_GADGET_VBUS_DRAW 2 |
339 | ||
340 | /* Netchip IDs */ | |
341 | #define CONFIG_G_DNL_VENDOR_NUM 0x0525 | |
342 | #define CONFIG_G_DNL_PRODUCT_NUM 0xa4a5 | |
343 | #define CONFIG_G_DNL_MANUFACTURER "Boundary" | |
344 | ||
17da3c0c | 345 | #define CONFIG_USB_FUNCTION_FASTBOOT |
e9feee63 EN |
346 | #define CONFIG_CMD_FASTBOOT |
347 | #define CONFIG_ANDROID_BOOT_IMAGE | |
a588d99a PK |
348 | #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR |
349 | #define CONFIG_FASTBOOT_BUF_SIZE 0x07000000 | |
e9feee63 | 350 | |
d67b0d97 | 351 | #endif /* __CONFIG_H */ |