]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/nokia_rx51.h
Convert CONFIG_USB_MUSB_HCD et al to Kconfig
[people/ms/u-boot.git] / include / configs / nokia_rx51.h
CommitLineData
ed407be5
PR
1/*
2 * (C) Copyright 2011-2012
3 * Pali Rohár <pali.rohar@gmail.com>
4 *
5 * (C) Copyright 2010
6 * Alistair Buxton <a.j.buxton@gmail.com>
7 *
8 * Derived from Beagle Board code:
9 * (C) Copyright 2006-2008
10 * Texas Instruments.
11 * Richard Woodruff <r-woodruff2@ti.com>
12 * Syed Mohammed Khasim <x0khasim@ti.com>
13 *
14 * Configuration settings for the Nokia RX-51 aka N900.
15 *
3765b3e7 16 * SPDX-License-Identifier: GPL-2.0+
ed407be5
PR
17 */
18
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22/*
23 * High Level Configuration Options
24 */
ed407be5
PR
25#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
26
27#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
28
29/*
30 * Nokia X-Loader loading secondary image to address 0x80400000
31 * NOLO loading boot image to random place, so it doesn't really
32 * matter what we set this to. We have to copy u-boot to this address
33 */
34#define CONFIG_SYS_TEXT_BASE 0x80008000
35
ed407be5 36#include <asm/arch/cpu.h> /* get chip and board defs */
987ec585 37#include <asm/arch/omap.h>
ed407be5
PR
38#include <asm/arch/mem.h>
39#include <linux/stringify.h>
40
ed407be5
PR
41/* Clock Defines */
42#define V_OSCK 26000000 /* Clock output from T2 */
43#define V_SCLK (V_OSCK >> 1)
44
ed407be5
PR
45#define CONFIG_MISC_INIT_R
46#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
47
48#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
49#define CONFIG_INITRD_TAG /* enable passing initrd */
50#define CONFIG_REVISION_TAG /* enable passing revision tag*/
51#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
52
53/*
54 * Size of malloc() pool
55 */
56#define CONFIG_ENV_SIZE (128 << 10)
57#define CONFIG_UBI_SIZE (512 << 10)
58#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
59 (128 << 10))
60
61/*
62 * Hardware drivers
63 */
64
65/*
66 * NS16550 Configuration
67 */
68#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
69
ed407be5
PR
70#define CONFIG_SYS_NS16550_SERIAL
71#define CONFIG_SYS_NS16550_REG_SIZE (-4)
72#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
73
74/*
75 * select serial console configuration
76 */
77#define CONFIG_CONS_INDEX 3
78#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
79#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
80
81/* allow to overwrite serial and ethaddr */
82#define CONFIG_ENV_OVERWRITE
ed407be5 83#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
ed407be5
PR
84
85/* USB */
ed407be5
PR
86#define CONFIG_TWL4030_USB
87
88/* USB device configuration */
89#define CONFIG_USB_DEVICE
90#define CONFIG_USBD_VENDORID 0x0421
91#define CONFIG_USBD_PRODUCTID 0x01c8
92#define CONFIG_USBD_MANUFACTURER "Nokia"
93#define CONFIG_USBD_PRODUCT_NAME "N900"
94
ed407be5 95/* commands to include */
ed407be5
PR
96
97#define CONFIG_CMDLINE_EDITING /* add command line history */
98#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
99
6789e84e
HS
100#define CONFIG_SYS_I2C
101#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
102#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
ed407be5
PR
103
104/*
105 * TWL4030
106 */
ed407be5
PR
107#define CONFIG_TWL4030_LED
108#define CONFIG_TWL4030_KEYPAD
109
ed407be5
PR
110#define GPIO_SLIDE 71
111
112/*
113 * Board ONENAND Info.
114 */
115
116#define PART1_NAME "bootloader"
117#define PART1_SIZE 128
118#define PART1_MULL 1024
119#define PART1_SUFF "k"
120#define PART1_OFFS 0x00000000
121#define PART1_MASK 0x00000003
122
123#define PART2_NAME "config"
124#define PART2_SIZE 384
125#define PART2_MULL 1024
126#define PART2_SUFF "k"
127#define PART2_OFFS 0x00020000
128#define PART2_MASK 0x00000000
129
130#define PART3_NAME "log"
131#define PART3_SIZE 256
132#define PART3_MULL 1024
133#define PART3_SUFF "k"
134#define PART3_OFFS 0x00080000
135#define PART3_MASK 0x00000000
136
137#define PART4_NAME "kernel"
138#define PART4_SIZE 2
139#define PART4_MULL 1024*1024
140#define PART4_SUFF "m"
141#define PART4_OFFS 0x000c0000
142#define PART4_MASK 0x00000000
143
144#define PART5_NAME "initfs"
145#define PART5_SIZE 2
146#define PART5_MULL 1024*1024
147#define PART5_SUFF "m"
148#define PART5_OFFS 0x002c0000
149#define PART5_MASK 0x00000000
150
151#define PART6_NAME "rootfs"
152#define PART6_SIZE 257280
153#define PART6_MULL 1024
154#define PART6_SUFF "k"
155#define PART6_OFFS 0x004c0000
156#define PART6_MASK 0x00000000
157
158#ifdef ONENAND_SUPPORT
159
ed407be5
PR
160#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
161#define CONFIG_MTD_DEVICE
162#define CONFIG_MTD_PARTITIONS
163
ed407be5
PR
164#endif
165
166/* Watchdog support */
167#define CONFIG_HW_WATCHDOG
168
169/*
170 * Framebuffer
171 */
172/* Video console */
ed407be5
PR
173#define CONFIG_VIDEO_LOGO
174#define VIDEO_FB_16BPP_PIXEL_SWAP
175#define VIDEO_FB_16BPP_WORD_SWAP
ed407be5
PR
176#define CONFIG_SPLASH_SCREEN
177
178/* functions for cfb_console */
179#define VIDEO_KBD_INIT_FCT rx51_kp_init()
180#define VIDEO_TSTC_FCT rx51_kp_tstc
181#define VIDEO_GETC_FCT rx51_kp_getc
182#ifndef __ASSEMBLY__
709ea543 183struct stdio_dev;
ed407be5 184int rx51_kp_init(void);
709ea543
SG
185int rx51_kp_tstc(struct stdio_dev *sdev);
186int rx51_kp_getc(struct stdio_dev *sdev);
ed407be5
PR
187#endif
188
ed407be5 189/* Environment information */
43ede0bc
TR
190#ifdef CONFIG_MTDPARTS_DEFAULT
191#define MTDPARTS "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
192#else
193#define MTDPARTS
194#endif
ed407be5 195#define CONFIG_EXTRA_ENV_SETTINGS \
43ede0bc 196 MTDPARTS \
ed407be5
PR
197 "usbtty=cdc_acm\0" \
198 "stdin=vga\0" \
199 "stdout=vga\0" \
200 "stderr=vga\0" \
201 "setcon=setenv stdin ${con};" \
202 "setenv stdout ${con};" \
203 "setenv stderr ${con}\0" \
204 "sercon=setenv con serial; run setcon\0" \
205 "usbcon=setenv con usbtty; run setcon\0" \
206 "vgacon=setenv con vga; run setcon\0" \
207 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
208 "switchmmc=mmc dev ${mmcnum}\0" \
209 "kernaddr=0x82008000\0" \
210 "initrdaddr=0x84008000\0" \
211 "scriptaddr=0x86008000\0" \
212 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
213 "${loadaddr} ${mmcfile}\0" \
214 "kernload=setenv loadaddr ${kernaddr};" \
215 "setenv mmcfile ${mmckernfile};" \
216 "run fileload\0" \
217 "initrdload=setenv loadaddr ${initrdaddr};" \
218 "setenv mmcfile ${mmcinitrdfile};" \
219 "run fileload\0" \
220 "scriptload=setenv loadaddr ${scriptaddr};" \
221 "setenv mmcfile ${mmcscriptfile};" \
222 "run fileload\0" \
223 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
224 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
225 "kernboot=echo Booting ${mmckernfile} from mmc " \
226 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
227 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
228 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
229 "attachboot=echo Booting attached kernel image ...;" \
230 "setenv setup_omap_atag 1;" \
231 "bootm ${attkernaddr};" \
232 "setenv setup_omap_atag\0" \
233 "trymmcscriptboot=if run switchmmc; then " \
234 "if run scriptload; then " \
235 "run scriptboot;" \
236 "fi;" \
237 "fi\0" \
238 "trymmckernboot=if run switchmmc; then " \
239 "if run kernload; then " \
240 "run kernboot;" \
241 "fi;" \
242 "fi\0" \
243 "trymmckerninitrdboot=if run switchmmc; then " \
244 "if run initrdload; then " \
245 "if run kernload; then " \
246 "run kerninitrdboot;" \
247 "fi;" \
248 "fi; " \
249 "fi\0" \
250 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
251 "setenv mmckernfile uImage; run trymmckernboot\0" \
252 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
253 "setenv mmcpart 2; run trymmcpartboot;" \
254 "setenv mmcpart 3; run trymmcpartboot;" \
255 "setenv mmcpart 4; run trymmcpartboot\0" \
256 "trymmcboot=if run switchmmc; then " \
257 "setenv mmctype fat;" \
258 "run trymmcallpartboot;" \
259 "setenv mmctype ext2;" \
260 "run trymmcallpartboot;" \
261 "setenv mmctype ext4;" \
262 "run trymmcallpartboot;" \
263 "fi\0" \
264 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
265 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
d9993988
PR
266 "menucmd=bootmenu\0" \
267 "bootmenu_0=Attached kernel=run attachboot\0" \
268 "bootmenu_1=Internal eMMC=run emmcboot\0" \
269 "bootmenu_2=External SD card=run sdboot\0" \
270 "bootmenu_3=U-Boot boot order=boot\0" \
271 "bootmenu_delay=30\0" \
ed407be5
PR
272 ""
273
274#define CONFIG_PREBOOT \
d9993988
PR
275 "setenv mmcnum 1; setenv mmcpart 1;" \
276 "setenv mmcscriptfile bootmenu.scr;" \
277 "if run switchmmc; then " \
278 "setenv mmcdone true;" \
279 "setenv mmctype fat;" \
280 "if run scriptload; then true; else " \
281 "setenv mmctype ext2;" \
282 "if run scriptload; then true; else " \
283 "setenv mmctype ext4;" \
284 "if run scriptload; then true; else " \
285 "setenv mmcdone false;" \
286 "fi;" \
287 "fi;" \
288 "fi;" \
289 "if ${mmcdone}; then " \
290 "run scriptboot;" \
291 "fi;" \
292 "fi;" \
293 "if run slide; then true; else " \
294 "setenv bootmenu_delay 0;" \
295 "setenv bootdelay 0;" \
296 "fi"
297
298#define CONFIG_POSTBOOTMENU \
299 "echo;" \
ed407be5
PR
300 "echo Extra commands:;" \
301 "echo run sercon - Use serial port for control.;" \
302 "echo run usbcon - Use usbtty for control.;" \
303 "echo run vgacon - Use framebuffer/keyboard.;" \
304 "echo run sdboot - Boot from SD card slot.;" \
305 "echo run emmcboot - Boot internal eMMC memory.;" \
306 "echo run attachboot - Boot attached kernel image.;" \
307 "echo"
308
309#define CONFIG_BOOTCOMMAND \
310 "run sdboot;" \
311 "run emmcboot;" \
312 "run attachboot;" \
313 "echo"
314
d9993988
PR
315#define CONFIG_MENU_SHOW
316
ed407be5
PR
317/*
318 * Miscellaneous configurable options
319 */
320#define CONFIG_SYS_LONGHELP /* undef to save memory */
ed407be5
PR
321
322#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
323#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
324
325/* default load address */
326#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
327
328/*
329 * OMAP3 has 12 GP timers, they can be driven by the system clock
330 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
331 * This rate is divided by a local divisor.
332 */
333#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
334#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
ed407be5 335
ed407be5
PR
336/*
337 * Physical Memory Map
338 */
339#define CONFIG_NR_DRAM_BANKS 2
340#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
341
342/*
343 * FLASH and environment organization
344 */
345
ed407be5
PR
346#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
347#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
348#define CONFIG_SYS_INIT_RAM_SIZE 0x800
349#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
350 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
351
352/*
353 * Attached kernel image
354 */
355
356#define SDRAM_SIZE 0x10000000 /* 256 MB */
357#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
358
359#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
360#define KERNEL_OFFSET 0x40000 /* 256 kB */
361#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
362#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
363
364/* Reserve protected RAM for attached kernel */
365#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
366
367#endif /* __CONFIG_H */