]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/omap3_beagle.h
BeagleBoard: config: make mtest run
[people/ms/u-boot.git] / include / configs / omap3_beagle.h
CommitLineData
f904cdbb
DB
1/*
2 * (C) Copyright 2006-2008
3 * Texas Instruments.
4 * Richard Woodruff <r-woodruff2@ti.com>
5 * Syed Mohammed Khasim <x0khasim@ti.com>
6 *
7 * Configuration settings for the TI OMAP3530 Beagle board.
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
f904cdbb
DB
30
31/*
32 * High Level Configuration Options
33 */
f904cdbb
DB
34#define CONFIG_OMAP 1 /* in a TI OMAP core */
35#define CONFIG_OMAP34XX 1 /* which is a 34XX */
36#define CONFIG_OMAP3430 1 /* which is in a 3430 */
37#define CONFIG_OMAP3_BEAGLE 1 /* working with BEAGLE */
38
cae377b5
VH
39#define CONFIG_SDRC /* The chip has SDRC controller */
40
f904cdbb
DB
41#include <asm/arch/cpu.h> /* get chip and board defs */
42#include <asm/arch/omap3.h>
43
6a6b62e3
SP
44/*
45 * Display CPU and Board information
46 */
47#define CONFIG_DISPLAY_CPUINFO 1
48#define CONFIG_DISPLAY_BOARDINFO 1
49
f904cdbb
DB
50/* Clock Defines */
51#define V_OSCK 26000000 /* Clock output from T2 */
52#define V_SCLK (V_OSCK >> 1)
53
54#undef CONFIG_USE_IRQ /* no support for IRQs */
55#define CONFIG_MISC_INIT_R
56
b485556b 57#define CONFIG_OF_LIBFDT 1
b485556b 58
f904cdbb
DB
59#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
60#define CONFIG_SETUP_MEMORY_TAGS 1
61#define CONFIG_INITRD_TAG 1
62#define CONFIG_REVISION_TAG 1
63
64/*
65 * Size of malloc() pool
66 */
9c44ddcc 67#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
f904cdbb 68 /* Sector */
9c44ddcc 69#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
f904cdbb
DB
70
71/*
72 * Hardware drivers
73 */
74
75/*
76 * NS16550 Configuration
77 */
78#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
79
80#define CONFIG_SYS_NS16550
81#define CONFIG_SYS_NS16550_SERIAL
82#define CONFIG_SYS_NS16550_REG_SIZE (-4)
83#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
84
85/*
86 * select serial console configuration
87 */
88#define CONFIG_CONS_INDEX 3
89#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
90#define CONFIG_SERIAL3 3 /* UART3 on Beagle Rev 2 */
91
92/* allow to overwrite serial and ethaddr */
93#define CONFIG_ENV_OVERWRITE
94#define CONFIG_BAUDRATE 115200
95#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
96 115200}
0cd31144 97#define CONFIG_GENERIC_MMC 1
f904cdbb 98#define CONFIG_MMC 1
0cd31144 99#define CONFIG_OMAP_HSMMC 1
f904cdbb
DB
100#define CONFIG_DOS_PARTITION 1
101
70d8c944
JK
102/* Status LED */
103#define CONFIG_STATUS_LED 1
104#define CONFIG_BOARD_SPECIFIC_LED 1
105#define STATUS_LED_BIT 0x01
106#define STATUS_LED_STATE STATUS_LED_ON
107#define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
108#define STATUS_LED_BIT1 0x02
109#define STATUS_LED_STATE1 STATUS_LED_ON
110#define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
111#define STATUS_LED_BOOT STATUS_LED_BIT
112#define STATUS_LED_GREEN STATUS_LED_BIT1
113
30563a04
NM
114/* DDR - I use Micron DDR */
115#define CONFIG_OMAP3_MICRON_DDR 1
116
25374bfb
TR
117/* USB */
118#define CONFIG_MUSB_UDC 1
119#define CONFIG_USB_OMAP3 1
120#define CONFIG_TWL4030_USB 1
121
122/* USB device configuration */
123#define CONFIG_USB_DEVICE 1
124#define CONFIG_USB_TTY 1
125#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
25374bfb 126
d90859a6
AH
127/* USB EHCI */
128#define CONFIG_CMD_USB
129#define CONFIG_USB_EHCI
130#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
2162439a
KK
131#define CONFIG_USB_HOST_ETHER
132#define CONFIG_USB_ETHER_SMSC95XX
54b62d59 133#define CONFIG_USB_ETHER_ASIX
2162439a
KK
134
135#define CONFIG_NET_MULTI
d90859a6 136
f904cdbb
DB
137/* commands to include */
138#include <config_cmd_default.h>
139
95c6f6d3 140#define CONFIG_CMD_CACHE
f904cdbb
DB
141#define CONFIG_CMD_EXT2 /* EXT2 Support */
142#define CONFIG_CMD_FAT /* FAT support */
143#define CONFIG_CMD_JFFS2 /* JFFS2 Support */
917cfc70 144#define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */
942556a9 145#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
917cfc70
NM
146#define MTDIDS_DEFAULT "nand0=nand"
147#define MTDPARTS_DEFAULT "mtdparts=nand:512k(x-loader),"\
148 "1920k(u-boot),128k(u-boot-env),"\
149 "4m(kernel),-(fs)"
f904cdbb
DB
150
151#define CONFIG_CMD_I2C /* I2C serial bus support */
152#define CONFIG_CMD_MMC /* MMC support */
d90859a6 153#define CONFIG_USB_STORAGE /* USB storage support */
f904cdbb 154#define CONFIG_CMD_NAND /* NAND support */
70d8c944 155#define CONFIG_CMD_LED /* LED support */
2162439a
KK
156#define CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
157#define CONFIG_CMD_NFS /* NFS support */
158#define CONFIG_CMD_PING
54b62d59 159#define CONFIG_CMD_DHCP
f904cdbb
DB
160
161#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
162#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
163#undef CONFIG_CMD_IMI /* iminfo */
164#undef CONFIG_CMD_IMLS /* List all found images */
f904cdbb
DB
165
166#define CONFIG_SYS_NO_FLASH
0297ec7e 167#define CONFIG_HARD_I2C 1
f904cdbb
DB
168#define CONFIG_SYS_I2C_SPEED 100000
169#define CONFIG_SYS_I2C_SLAVE 1
170#define CONFIG_SYS_I2C_BUS 0
171#define CONFIG_SYS_I2C_BUS_SELECT 1
ca5f80ae 172#define CONFIG_I2C_MULTI_BUS 1
f904cdbb 173#define CONFIG_DRIVER_OMAP34XX_I2C 1
25a4d017 174#define CONFIG_VIDEO_OMAP3 /* DSS Support */
f904cdbb 175
2c155130
TR
176/*
177 * TWL4030
178 */
179#define CONFIG_TWL4030_POWER 1
180#define CONFIG_TWL4030_LED 1
181
f904cdbb
DB
182/*
183 * Board NAND Info.
184 */
60c23173 185#define CONFIG_SYS_NAND_QUIET_TEST 1
f904cdbb
DB
186#define CONFIG_NAND_OMAP_GPMC
187#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
188 /* to access nand */
189#define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
190 /* to access nand at */
191 /* CS0 */
192#define GPMC_NAND_ECC_LP_x16_LAYOUT 1
193
194#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
195 /* devices */
f904cdbb
DB
196#define CONFIG_JFFS2_NAND
197/* nand device jffs2 lives on */
198#define CONFIG_JFFS2_DEV "nand0"
199/* start of jffs2 partition */
200#define CONFIG_JFFS2_PART_OFFSET 0x680000
201#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
202 /* partition */
203
204/* Environment information */
4c37e8de 205#define CONFIG_BOOTDELAY 2
f904cdbb
DB
206
207#define CONFIG_EXTRA_ENV_SETTINGS \
208 "loadaddr=0x82000000\0" \
25374bfb 209 "usbtty=cdc_acm\0" \
ec556ffc 210 "usbethaddr=de:ad:be:ef\0" \
e6829308 211 "bootfile=uImage.beagle\0" \
f904cdbb 212 "console=ttyS2,115200n8\0" \
f6e593bb 213 "mpurate=auto\0" \
b1660314 214 "buddy=none "\
13d2cb98
SS
215 "vram=12M\0" \
216 "dvimode=1024x768MR-16@60\0" \
217 "defaultdisplay=dvi\0" \
0cd31144 218 "mmcdev=0\0" \
13d2cb98
SS
219 "mmcroot=/dev/mmcblk0p2 rw\0" \
220 "mmcrootfstype=ext3 rootwait\0" \
221 "nandroot=/dev/mtdblock4 rw\0" \
222 "nandrootfstype=jffs2\0" \
f904cdbb 223 "mmcargs=setenv bootargs console=${console} " \
5af32460 224 "mpurate=${mpurate} " \
b1660314 225 "buddy=${buddy} "\
13d2cb98
SS
226 "vram=${vram} " \
227 "omapfb.mode=dvi:${dvimode} " \
13d2cb98
SS
228 "omapdss.def_disp=${defaultdisplay} " \
229 "root=${mmcroot} " \
230 "rootfstype=${mmcrootfstype}\0" \
f904cdbb 231 "nandargs=setenv bootargs console=${console} " \
5af32460 232 "mpurate=${mpurate} " \
b1660314 233 "buddy=${buddy} "\
13d2cb98
SS
234 "vram=${vram} " \
235 "omapfb.mode=dvi:${dvimode} " \
13d2cb98
SS
236 "omapdss.def_disp=${defaultdisplay} " \
237 "root=${nandroot} " \
238 "rootfstype=${nandrootfstype}\0" \
f835ea71
JK
239 "bootenv=uEnv.txt\0" \
240 "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
cf073e49
AH
241 "importbootenv=echo Importing environment from mmc ...; " \
242 "env import -t $loadaddr $filesize\0" \
e5549f0f
KK
243 "loaduimagefat=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
244 "loaduimage=ext2load mmc ${mmcdev}:2 ${loadaddr} /boot/uImage\0" \
f904cdbb
DB
245 "mmcboot=echo Booting from mmc ...; " \
246 "run mmcargs; " \
247 "bootm ${loadaddr}\0" \
248 "nandboot=echo Booting from nand ...; " \
249 "run nandargs; " \
250 "nand read ${loadaddr} 280000 400000; " \
251 "bootm ${loadaddr}\0" \
252
253#define CONFIG_BOOTCOMMAND \
0cd31144 254 "if mmc rescan ${mmcdev}; then " \
f835ea71
JK
255 "if userbutton; then " \
256 "setenv bootenv user.txt;" \
257 "fi;" \
cf073e49
AH
258 "echo SD/MMC found on device ${mmcdev};" \
259 "if run loadbootenv; then " \
f835ea71 260 "echo Loaded environment from ${bootenv};" \
cf073e49
AH
261 "run importbootenv;" \
262 "fi;" \
263 "if test -n $uenvcmd; then " \
264 "echo Running uenvcmd ...;" \
265 "run uenvcmd;" \
266 "fi;" \
267 "if run loaduimage; then " \
268 "run mmcboot;" \
269 "fi;" \
270 "fi;" \
271 "run nandboot;" \
f904cdbb
DB
272
273#define CONFIG_AUTO_COMPLETE 1
274/*
275 * Miscellaneous configurable options
276 */
f904cdbb
DB
277#define CONFIG_SYS_LONGHELP /* undef to save memory */
278#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
279#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
1270ec13 280#define CONFIG_SYS_PROMPT "OMAP3 beagleboard.org # "
f62b1257 281#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
f904cdbb
DB
282/* Print Buffer Size */
283#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
284 sizeof(CONFIG_SYS_PROMPT) + 16)
285#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
286/* Boot Argument Buffer Size */
287#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
288
780a97f8
JK
289#define CONFIG_SYS_ALT_MEMTEST 1
290#define CONFIG_SYS_MEMTEST_START (0x82000000) /* memtest */
291 /* defaults */
292#define CONFIG_SYS_MEMTEST_END (0x87FFFFFF) /* 128MB */
293#define CONFIG_SYS_MEMTEST_SCRATCH (0x81000000) /* dummy address */
f904cdbb 294
f904cdbb
DB
295#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default */
296 /* load address */
297
298/*
d3a513c2
MP
299 * OMAP3 has 12 GP timers, they can be driven by the system clock
300 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
301 * This rate is divided by a local divisor.
f904cdbb 302 */
f904cdbb 303#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
d3a513c2
MP
304#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
305#define CONFIG_SYS_HZ 1000
f904cdbb
DB
306
307/*-----------------------------------------------------------------------
308 * Stack sizes
309 *
310 * The stack sizes are set up in start.S using the settings below
311 */
9c44ddcc 312#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
f904cdbb 313#ifdef CONFIG_USE_IRQ
9c44ddcc
SP
314#define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
315#define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
f904cdbb
DB
316#endif
317
318/*-----------------------------------------------------------------------
319 * Physical Memory Map
320 */
321#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
322#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
9c44ddcc 323#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
f904cdbb
DB
324#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
325
326/* SDRAM Bank Allocation method */
327#define SDRC_R_B_C 1
328
329/*-----------------------------------------------------------------------
330 * FLASH and environment organization
331 */
332
333/* **** PISMO SUPPORT *** */
334
335/* Configure the PISMO */
336#define PISMO1_NAND_SIZE GPMC_SIZE_128M
337#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
338
9c44ddcc 339#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
f904cdbb 340
6cbec7b3
LC
341#if defined(CONFIG_CMD_NAND)
342#define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
343#endif
f904cdbb
DB
344
345/* Monitor at start of flash */
346#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
347#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
348
349#define CONFIG_ENV_IS_IN_NAND 1
350#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
351#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
352
6cbec7b3
LC
353#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
354#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
f904cdbb
DB
355#define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
356
561142af 357#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
31bfcf1c
SS
358#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
359#define CONFIG_SYS_INIT_RAM_SIZE 0x800
360#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
361 CONFIG_SYS_INIT_RAM_SIZE - \
362 GENERATED_GBL_DATA_SIZE)
561142af 363
53736baa
DB
364#define CONFIG_OMAP3_SPI
365
f904cdbb 366#endif /* __CONFIG_H */