]>
Commit | Line | Data |
---|---|---|
86887f8e PB |
1 | /* |
2 | * (C) Copyright 2011 Logic Product Development <www.logicpd.com> | |
3 | * Peter Barada <peter.barada@logicpd.com> | |
4 | * | |
5 | * Configuration settings for the Logic OMAP35x/DM37x SOM LV/Torpedo | |
6 | * reference boards. | |
7 | * | |
3765b3e7 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
86887f8e PB |
9 | */ |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
14 | /* | |
15 | * High Level Configuration Options | |
16 | */ | |
17 | #define CONFIG_OMAP /* in a TI OMAP core */ | |
18 | #define CONFIG_OMAP34XX /* which is a 34XX */ | |
19 | #define CONFIG_OMAP3_LOGIC /* working with Logic OMAP boards */ | |
308252ad | 20 | #define CONFIG_OMAP_GPIO |
806d2792 | 21 | #define CONFIG_OMAP_COMMON |
86887f8e | 22 | |
86887f8e PB |
23 | #define CONFIG_SYS_TEXT_BASE 0x80400000 |
24 | ||
25 | #define CONFIG_SDRC /* The chip has SDRC controller */ | |
26 | ||
27 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
28 | #include <asm/arch/omap3.h> | |
29 | ||
30 | /* | |
31 | * Display CPU and Board information | |
32 | */ | |
33 | #define CONFIG_DISPLAY_CPUINFO | |
34 | #define CONFIG_DISPLAY_BOARDINFO | |
35 | ||
36 | /* Clock Defines */ | |
37 | #define V_OSCK 26000000 /* Clock output from T2 */ | |
38 | #define V_SCLK (V_OSCK >> 1) | |
39 | ||
40 | #define CONFIG_MISC_INIT_R /* misc_init_r dumps the die id */ | |
41 | ||
42 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
43 | #define CONFIG_SETUP_MEMORY_TAGS | |
44 | #define CONFIG_INITRD_TAG | |
45 | #define CONFIG_REVISION_TAG | |
46 | ||
47 | #define CONFIG_CMDLINE_EDITING /* cmd line edit/history */ | |
48 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check keypress w/no delay */ | |
49 | ||
50 | /* | |
51 | * Size of malloc() pool | |
52 | */ | |
53 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */ | |
54 | /* Sector */ | |
55 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10)) | |
56 | ||
57 | /* | |
58 | * Hardware drivers | |
59 | */ | |
60 | ||
61 | /* | |
62 | * NS16550 Configuration | |
63 | */ | |
64 | #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */ | |
65 | ||
66 | #define CONFIG_SYS_NS16550 | |
67 | #define CONFIG_SYS_NS16550_SERIAL | |
68 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
69 | #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK | |
70 | ||
71 | /* | |
72 | * select serial console configuration | |
73 | */ | |
74 | #define CONFIG_CONS_INDEX 1 | |
75 | #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1 | |
76 | #define CONFIG_SERIAL1 1 /* UART1 on OMAP Logic boards */ | |
77 | ||
78 | /* allow to overwrite serial and ethaddr */ | |
79 | #define CONFIG_ENV_OVERWRITE | |
80 | #define CONFIG_BAUDRATE 115200 | |
81 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ | |
82 | 115200} | |
83 | #define CONFIG_GENERIC_MMC | |
84 | #define CONFIG_MMC | |
85 | #define CONFIG_OMAP_HSMMC | |
86 | #define CONFIG_DOS_PARTITION | |
87 | ||
88 | /* commands to include */ | |
89 | #include <config_cmd_default.h> | |
90 | ||
91 | #define CONFIG_CMD_CACHE | |
92 | #define CONFIG_CMD_EXT2 /* EXT2 Support */ | |
93 | #define CONFIG_CMD_FAT /* FAT support */ | |
94 | #define CONFIG_CMD_JFFS2 /* JFFS2 Support */ | |
95 | #define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */ | |
96 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ | |
97 | #define MTDIDS_DEFAULT "nand0=omap2-nand.0" | |
98 | #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(x-loader),"\ | |
99 | "1920k(u-boot),128k(u-boot-env),"\ | |
100 | "4m(kernel),-(fs)" | |
101 | ||
102 | #define CONFIG_CMD_I2C /* I2C serial bus support */ | |
103 | #define CONFIG_CMD_MMC /* MMC support */ | |
104 | #define CONFIG_CMD_NAND /* NAND support */ | |
105 | #define CONFIG_CMD_NAND_LOCK_UNLOCK /* nand (un)lock commands */ | |
106 | #define CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */ | |
107 | #define CONFIG_CMD_PING | |
108 | #define CONFIG_CMD_DHCP | |
02b233ec | 109 | #define CONFIG_CMD_SETEXPR /* Evaluate expressions */ |
86887f8e PB |
110 | |
111 | #undef CONFIG_CMD_FLASH /* flinfo, erase, protect */ | |
112 | #undef CONFIG_CMD_FPGA /* FPGA configuration Support */ | |
113 | #undef CONFIG_CMD_IMI /* iminfo */ | |
114 | #undef CONFIG_CMD_IMLS /* List all found images */ | |
115 | ||
116 | #define CONFIG_SYS_NO_FLASH | |
117 | ||
118 | /* | |
119 | * I2C | |
120 | */ | |
6789e84e HS |
121 | #define CONFIG_SYS_I2C |
122 | #define CONFIG_SYS_OMAP24_I2C_SPEED 100000 | |
123 | #define CONFIG_SYS_OMAP24_I2C_SLAVE 1 | |
124 | #define CONFIG_SYS_I2C_OMAP34XX | |
86887f8e PB |
125 | |
126 | /* | |
127 | * TWL4030 | |
128 | */ | |
129 | #define CONFIG_TWL4030_POWER | |
130 | ||
131 | /* | |
132 | * Board NAND Info. | |
133 | */ | |
134 | #define CONFIG_SYS_NAND_QUIET_TEST | |
135 | #define CONFIG_NAND_OMAP_GPMC | |
136 | #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */ | |
137 | /* to access nand */ | |
138 | #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */ | |
139 | /* to access nand at */ | |
140 | /* CS0 */ | |
141 | ||
142 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */ | |
143 | /* NAND devices */ | |
144 | #define CONFIG_JFFS2_NAND | |
145 | /* nand device jffs2 lives on */ | |
146 | #define CONFIG_JFFS2_DEV "nand0" | |
147 | /* start of jffs2 partition */ | |
148 | #define CONFIG_JFFS2_PART_OFFSET 0x680000 | |
149 | #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */ | |
150 | /* partition */ | |
151 | ||
152 | /* Environment information */ | |
153 | #define CONFIG_BOOTDELAY 2 | |
154 | ||
155 | /* | |
156 | * PREBOOT assumes the 4.3" display is attached. User can interrupt | |
157 | * and modify display variable to suit their needs. | |
158 | */ | |
159 | #define CONFIG_PREBOOT \ | |
160 | "echo ======================NOTICE============================;"\ | |
161 | "echo \"The u-boot environment is not set.\";" \ | |
162 | "echo \"If using a display a valid display varible for your panel\";" \ | |
163 | "echo \"needs to be set.\";" \ | |
164 | "echo \"Valid display options are:\";" \ | |
165 | "echo \" 2 == LQ121S1DG31 TFT SVGA (12.1) Sharp\";" \ | |
166 | "echo \" 3 == LQ036Q1DA01 TFT QVGA (3.6) Sharp w/ASIC\";" \ | |
167 | "echo \" 5 == LQ064D343 TFT VGA (6.4) Sharp\";" \ | |
168 | "echo \" 7 == LQ10D368 TFT VGA (10.4) Sharp\";" \ | |
169 | "echo \" 15 == LQ043T1DG01 TFT WQVGA (4.3) Sharp (DEFAULT)\";" \ | |
170 | "echo \" vga[-dvi or -hdmi] LCD VGA 640x480\";" \ | |
171 | "echo \" svga[-dvi or -hdmi] LCD SVGA 800x600\";" \ | |
172 | "echo \" xga[-dvi or -hdmi] LCD XGA 1024x768\";" \ | |
173 | "echo \" 720p[-dvi or -hdmi] LCD 720P 1280x720\";" \ | |
174 | "echo \"Defaulting to 4.3 LCD panel (display=15).\";" \ | |
175 | "setenv display 15;" \ | |
176 | "setenv preboot;" \ | |
177 | "saveenv;" | |
178 | ||
179 | ||
180 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
181 | "loadaddr=0x81000000\0" \ | |
182 | "bootfile=uImage\0" \ | |
183 | "mtdids=" MTDIDS_DEFAULT "\0" \ | |
184 | "mtdparts=" MTDPARTS_DEFAULT "\0" \ | |
185 | "mmcdev=0\0" \ | |
66968110 | 186 | "autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \ |
86887f8e PB |
187 | "if run loadbootscript; then " \ |
188 | "run bootscript; " \ | |
189 | "else " \ | |
190 | "run defaultboot;" \ | |
191 | "fi; " \ | |
192 | "else run defaultboot; fi\0" \ | |
193 | "defaultboot=run mmcramboot\0" \ | |
194 | "consoledevice=ttyO0\0" \ | |
195 | "display=15\0" \ | |
196 | "setconsole=setenv console ${consoledevice},${baudrate}n8\0" \ | |
197 | "dump_bootargs=echo 'Bootargs: '; echo $bootargs\0" \ | |
198 | "rotation=0\0" \ | |
199 | "vrfb_arg=if itest ${rotation} -ne 0; then " \ | |
200 | "setenv bootargs ${bootargs} omapfb.vrfb=y " \ | |
201 | "omapfb.rotate=${rotation}; " \ | |
202 | "fi\0" \ | |
203 | "otherbootargs=ignore_loglevel early_printk no_console_suspend\0" \ | |
204 | "addmtdparts=setenv bootargs ${bootargs} ${mtdparts}\0" \ | |
205 | "common_bootargs=setenv bootargs ${bootargs} display=${display} " \ | |
206 | "${otherbootargs};" \ | |
207 | "run addmtdparts; " \ | |
208 | "run vrfb_arg\0" \ | |
209 | "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \ | |
210 | "bootscript=echo 'Running bootscript from mmc ...'; " \ | |
211 | "source ${loadaddr}\0" \ | |
212 | "loaduimage=mmc rescan ${mmcdev}; " \ | |
213 | "fatload mmc ${mmcdev} ${loadaddr} ${bootfile}\0" \ | |
214 | "ramdisksize=64000\0" \ | |
215 | "ramdiskaddr=0x82000000\0" \ | |
216 | "ramdiskimage=rootfs.ext2.gz.uboot\0" \ | |
217 | "ramargs=run setconsole; setenv bootargs console=${console} " \ | |
218 | "root=/dev/ram rw ramdisk_size=${ramdisksize}\0" \ | |
219 | "mmcramboot=echo 'Booting kernel from mmc w/ramdisk...'; " \ | |
220 | "run ramargs; " \ | |
221 | "run common_bootargs; " \ | |
222 | "run dump_bootargs; " \ | |
223 | "run loaduimage; " \ | |
224 | "fatload mmc ${mmcdev} ${ramdiskaddr} ${ramdiskimage}; "\ | |
225 | "bootm ${loadaddr} ${ramdiskaddr}\0" \ | |
226 | "ramboot=echo 'Booting kernel/ramdisk rootfs from tftp...'; " \ | |
227 | "run ramargs; " \ | |
228 | "run common_bootargs; " \ | |
229 | "run dump_bootargs; " \ | |
230 | "tftpboot ${loadaddr} ${bootfile}; "\ | |
231 | "tftpboot ${ramdiskaddr} ${ramdiskimage}; "\ | |
232 | "bootm ${loadaddr} ${ramdiskaddr}\0" | |
233 | ||
234 | #define CONFIG_BOOTCOMMAND \ | |
235 | "run autoboot" | |
236 | ||
237 | #define CONFIG_AUTO_COMPLETE | |
238 | /* | |
239 | * Miscellaneous configurable options | |
240 | */ | |
241 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
242 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
86887f8e PB |
243 | #define CONFIG_SYS_PROMPT "OMAP Logic # " |
244 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
245 | /* Print Buffer Size */ | |
246 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
247 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
248 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
249 | /* Boot Argument Buffer Size */ | |
250 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
251 | /* memtest works on */ | |
252 | #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) | |
253 | #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \ | |
254 | 0x01F00000) /* 31MB */ | |
255 | ||
256 | #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */ | |
257 | /* address */ | |
258 | ||
259 | /* | |
260 | * OMAP3 has 12 GP timers, they can be driven by the system clock | |
261 | * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK). | |
262 | * This rate is divided by a local divisor. | |
263 | */ | |
264 | #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2) | |
265 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
86887f8e | 266 | |
86887f8e PB |
267 | /* |
268 | * Physical Memory Map | |
269 | */ | |
270 | #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ | |
271 | #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0 | |
272 | #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 | |
273 | ||
274 | /* | |
275 | * FLASH and environment organization | |
276 | */ | |
277 | ||
278 | /* **** PISMO SUPPORT *** */ | |
279 | ||
280 | /* Configure the PISMO */ | |
281 | #define PISMO1_NAND_SIZE GPMC_SIZE_128M | |
282 | ||
283 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */ | |
284 | ||
285 | #if defined(CONFIG_CMD_NAND) | |
286 | #define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE | |
287 | #elif defined(CONFIG_CMD_ONENAND) | |
288 | #define CONFIG_SYS_FLASH_BASE PISMO1_ONEN_BASE | |
289 | #endif | |
290 | ||
291 | /* Monitor at start of flash */ | |
292 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
293 | ||
294 | #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */ | |
295 | ||
296 | #if defined(CONFIG_CMD_NAND) | |
297 | #define CONFIG_NAND_OMAP_GPMC | |
86887f8e PB |
298 | #define CONFIG_ENV_IS_IN_NAND |
299 | #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET | |
300 | #endif | |
301 | ||
302 | #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */ | |
303 | #define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET | |
304 | ||
305 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
306 | #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800 | |
307 | #define CONFIG_SYS_INIT_RAM_SIZE 0x800 | |
308 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
309 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
310 | GENERATED_GBL_DATA_SIZE) | |
311 | ||
312 | /* | |
313 | * SMSC922x Ethernet | |
314 | */ | |
315 | #if defined(CONFIG_CMD_NET) | |
316 | ||
317 | #define CONFIG_SMC911X | |
318 | #define CONFIG_SMC911X_16_BIT | |
319 | #define CONFIG_SMC911X_BASE 0x08000000 | |
320 | ||
321 | #endif /* (CONFIG_CMD_NET) */ | |
322 | ||
323 | /* | |
324 | * BOOTP fields | |
325 | */ | |
326 | ||
327 | #define CONFIG_BOOTP_SUBNETMASK 0x00000001 | |
328 | #define CONFIG_BOOTP_GATEWAY 0x00000002 | |
329 | #define CONFIG_BOOTP_HOSTNAME 0x00000004 | |
330 | #define CONFIG_BOOTP_BOOTPATH 0x00000010 | |
331 | ||
332 | #endif /* __CONFIG_H */ |