]>
Commit | Line | Data |
---|---|---|
16dc702f A |
1 | /* |
2 | * (C) Copyright 2010 | |
3 | * Texas Instruments Incorporated. | |
4 | * Aneesh V <aneesh@ti.com> | |
5 | * Steve Sakoman <steve@sakoman.com> | |
6 | * | |
7 | * TI OMAP4 common configuration settings | |
8 | * | |
9 | * See file CREDITS for list of people who contributed to this | |
10 | * project. | |
11 | * | |
12 | * This program is free software; you can redistribute it and/or | |
13 | * modify it under the terms of the GNU General Public License as | |
14 | * published by the Free Software Foundation; either version 2 of | |
15 | * the License, or (at your option) any later version. | |
16 | * | |
17 | * This program is distributed in the hope that it will be useful, | |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
21 | * | |
22 | * You should have received a copy of the GNU General Public License | |
23 | * along with this program; if not, write to the Free Software | |
24 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
25 | * MA 02111-1307 USA | |
26 | */ | |
27 | ||
28 | #ifndef __CONFIG_OMAP4_COMMON_H | |
29 | #define __CONFIG_OMAP4_COMMON_H | |
30 | ||
31 | /* | |
32 | * High Level Configuration Options | |
33 | */ | |
34 | #define CONFIG_ARMV7 1 /* This is an ARM V7 CPU core */ | |
35 | #define CONFIG_OMAP 1 /* in a TI OMAP core */ | |
36 | #define CONFIG_OMAP44XX 1 /* which is a 44XX */ | |
37 | #define CONFIG_OMAP4430 1 /* which is in a 4430 */ | |
16dc702f A |
38 | |
39 | /* Get CPU defs */ | |
40 | #include <asm/arch/cpu.h> | |
508a58fa | 41 | #include <asm/arch/omap.h> |
16dc702f A |
42 | |
43 | /* Display CPU and Board Info */ | |
44 | #define CONFIG_DISPLAY_CPUINFO 1 | |
45 | #define CONFIG_DISPLAY_BOARDINFO 1 | |
46 | ||
47 | /* Clock Defines */ | |
48 | #define V_OSCK 38400000 /* Clock output from T2 */ | |
49 | #define V_SCLK V_OSCK | |
50 | ||
51 | #undef CONFIG_USE_IRQ /* no support for IRQs */ | |
52 | #define CONFIG_MISC_INIT_R | |
53 | ||
54 | #define CONFIG_OF_LIBFDT 1 | |
55 | ||
56 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ | |
57 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
58 | #define CONFIG_INITRD_TAG 1 | |
59 | #define CONFIG_REVISION_TAG 1 | |
60 | ||
61 | /* | |
62 | * Size of malloc() pool | |
63 | * Total Size Environment - 128k | |
64 | * Malloc - add 256k | |
65 | */ | |
66 | #define CONFIG_ENV_SIZE (128 << 10) | |
67 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (256 << 10)) | |
68 | /* Vector Base */ | |
69 | #define CONFIG_SYS_CA9_VECTOR_BASE SRAM_ROM_VECT_BASE | |
70 | ||
71 | /* | |
72 | * Hardware drivers | |
73 | */ | |
74 | ||
75 | /* | |
76 | * serial port - NS16550 compatible | |
77 | */ | |
78 | #define V_NS16550_CLK 48000000 | |
79 | ||
80 | #define CONFIG_SYS_NS16550 | |
81 | #define CONFIG_SYS_NS16550_SERIAL | |
82 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
83 | #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK | |
84 | #define CONFIG_CONS_INDEX 3 | |
85 | #define CONFIG_SYS_NS16550_COM3 UART3_BASE | |
86 | ||
87 | #define CONFIG_BAUDRATE 115200 | |
88 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ | |
89 | 115200} | |
90 | /* I2C */ | |
91 | #define CONFIG_HARD_I2C 1 | |
92 | #define CONFIG_SYS_I2C_SPEED 100000 | |
93 | #define CONFIG_SYS_I2C_SLAVE 1 | |
94 | #define CONFIG_SYS_I2C_BUS 0 | |
95 | #define CONFIG_SYS_I2C_BUS_SELECT 1 | |
96 | #define CONFIG_DRIVER_OMAP34XX_I2C 1 | |
97 | #define CONFIG_I2C_MULTI_BUS 1 | |
98 | ||
99 | /* TWL6030 */ | |
14fa2dd0 | 100 | #ifndef CONFIG_SPL_BUILD |
16dc702f | 101 | #define CONFIG_TWL6030_POWER 1 |
14fa2dd0 | 102 | #endif |
16dc702f A |
103 | |
104 | /* MMC */ | |
105 | #define CONFIG_GENERIC_MMC 1 | |
106 | #define CONFIG_MMC 1 | |
107 | #define CONFIG_OMAP_HSMMC 1 | |
16dc702f A |
108 | #define CONFIG_DOS_PARTITION 1 |
109 | ||
110 | ||
111 | /* USB */ | |
112 | #define CONFIG_MUSB_UDC 1 | |
113 | #define CONFIG_USB_OMAP3 1 | |
114 | ||
115 | /* USB device configuration */ | |
116 | #define CONFIG_USB_DEVICE 1 | |
117 | #define CONFIG_USB_TTY 1 | |
118 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1 | |
119 | ||
120 | /* Flash */ | |
121 | #define CONFIG_SYS_NO_FLASH 1 | |
122 | ||
78f455c0 S |
123 | /* clocks */ |
124 | #define CONFIG_SYS_CLOCKS_ENABLE_ALL | |
125 | ||
16dc702f A |
126 | /* commands to include */ |
127 | #include <config_cmd_default.h> | |
128 | ||
129 | /* Enabled commands */ | |
130 | #define CONFIG_CMD_EXT2 /* EXT2 Support */ | |
131 | #define CONFIG_CMD_FAT /* FAT support */ | |
132 | #define CONFIG_CMD_I2C /* I2C serial bus support */ | |
133 | #define CONFIG_CMD_MMC /* MMC support */ | |
134 | ||
135 | /* Disabled commands */ | |
136 | #undef CONFIG_CMD_NET | |
137 | #undef CONFIG_CMD_NFS | |
138 | #undef CONFIG_CMD_FPGA /* FPGA configuration Support */ | |
139 | #undef CONFIG_CMD_IMLS /* List all found images */ | |
140 | ||
141 | /* | |
142 | * Environment setup | |
143 | */ | |
144 | ||
145 | #define CONFIG_BOOTDELAY 3 | |
146 | ||
147 | #define CONFIG_ENV_OVERWRITE | |
148 | ||
149 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
150 | "loadaddr=0x82000000\0" \ | |
d71a4916 | 151 | "console=ttyO2,115200n8\0" \ |
c176dd04 | 152 | "fdt_high=0xffffffff\0" \ |
16dc702f A |
153 | "usbtty=cdc_acm\0" \ |
154 | "vram=16M\0" \ | |
155 | "mmcdev=0\0" \ | |
156 | "mmcroot=/dev/mmcblk0p2 rw\0" \ | |
157 | "mmcrootfstype=ext3 rootwait\0" \ | |
158 | "mmcargs=setenv bootargs console=${console} " \ | |
159 | "vram=${vram} " \ | |
160 | "root=${mmcroot} " \ | |
161 | "rootfstype=${mmcrootfstype}\0" \ | |
162 | "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \ | |
163 | "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \ | |
164 | "source ${loadaddr}\0" \ | |
165 | "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \ | |
166 | "mmcboot=echo Booting from mmc${mmcdev} ...; " \ | |
167 | "run mmcargs; " \ | |
168 | "bootm ${loadaddr}\0" \ | |
169 | ||
170 | #define CONFIG_BOOTCOMMAND \ | |
171 | "if mmc rescan ${mmcdev}; then " \ | |
172 | "if run loadbootscript; then " \ | |
173 | "run bootscript; " \ | |
174 | "else " \ | |
175 | "if run loaduimage; then " \ | |
176 | "run mmcboot; " \ | |
177 | "fi; " \ | |
178 | "fi; " \ | |
179 | "fi" | |
180 | ||
181 | #define CONFIG_AUTO_COMPLETE 1 | |
182 | ||
183 | /* | |
184 | * Miscellaneous configurable options | |
185 | */ | |
186 | ||
187 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
188 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
16dc702f A |
189 | #define CONFIG_SYS_CBSIZE 512 |
190 | /* Print Buffer Size */ | |
191 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
192 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
193 | #define CONFIG_SYS_MAXARGS 16 | |
194 | /* Boot Argument Buffer Size */ | |
195 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
196 | ||
197 | /* | |
198 | * memtest setup | |
199 | */ | |
200 | #define CONFIG_SYS_MEMTEST_START 0x80000000 | |
201 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (32 << 20)) | |
202 | ||
203 | /* Default load address */ | |
204 | #define CONFIG_SYS_LOAD_ADDR 0x80000000 | |
205 | ||
206 | /* Use General purpose timer 1 */ | |
207 | #define CONFIG_SYS_TIMERBASE GPT2_BASE | |
208 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
209 | #define CONFIG_SYS_HZ 1000 | |
210 | ||
211 | /* | |
212 | * Stack sizes | |
213 | * | |
214 | * The stack sizes are set up in start.S using the settings below | |
215 | */ | |
216 | #define CONFIG_STACKSIZE (128 << 10) /* Regular stack */ | |
217 | #ifdef CONFIG_USE_IRQ | |
218 | #define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack */ | |
219 | #define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack */ | |
220 | #endif | |
221 | ||
222 | /* | |
223 | * SDRAM Memory Map | |
224 | * Even though we use two CS all the memory | |
225 | * is mapped to one contiguous block | |
226 | */ | |
227 | #define CONFIG_NR_DRAM_BANKS 1 | |
228 | ||
229 | #define CONFIG_SYS_SDRAM_BASE 0x80000000 | |
230 | #define CONFIG_SYS_INIT_RAM_ADDR 0x4030D800 | |
231 | #define CONFIG_SYS_INIT_RAM_SIZE 0x800 | |
232 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
233 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
234 | GENERATED_GBL_DATA_SIZE) | |
235 | ||
236 | #ifndef CONFIG_SYS_L2CACHE_OFF | |
237 | #define CONFIG_SYS_L2_PL310 1 | |
238 | #define CONFIG_SYS_PL310_BASE 0x48242000 | |
239 | #endif | |
8e40852f | 240 | #define CONFIG_SYS_CACHELINE_SIZE 32 |
16dc702f A |
241 | |
242 | /* Defines for SDRAM init */ | |
8e70691a S |
243 | #define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS |
244 | ||
16dc702f A |
245 | #ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS |
246 | #define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION | |
247 | #define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS | |
248 | #endif | |
249 | ||
250 | /* Defines for SPL */ | |
251 | #define CONFIG_SPL | |
252 | #define CONFIG_SPL_TEXT_BASE 0x40304350 | |
253 | #define CONFIG_SPL_MAX_SIZE (38 * 1024) | |
254 | #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK | |
255 | ||
2d01dd95 | 256 | /* |
2d01dd95 | 257 | * 64 bytes before this address should be set aside for u-boot.img's |
f6ddfdd3 | 258 | * header. That is 80E7FFC0--0x80E80000 should not be used for any |
2d01dd95 A |
259 | * other needs. |
260 | */ | |
f6ddfdd3 | 261 | #define CONFIG_SYS_TEXT_BASE 0x80E80000 |
2d01dd95 | 262 | |
f6ddfdd3 A |
263 | /* |
264 | * BSS and malloc area 64MB into memory to allow enough | |
265 | * space for the kernel at the beginning of memory | |
266 | */ | |
267 | #define CONFIG_SPL_BSS_START_ADDR 0x84000000 | |
268 | #define CONFIG_SPL_BSS_MAX_SIZE 0x100000 /* 1 MB */ | |
269 | #define CONFIG_SYS_SPL_MALLOC_START 0x84100000 | |
270 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */ | |
16dc702f A |
271 | |
272 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */ | |
273 | #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */ | |
274 | #define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1 | |
275 | #define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img" | |
276 | ||
277 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
278 | #define CONFIG_SPL_LIBDISK_SUPPORT | |
279 | #define CONFIG_SPL_I2C_SUPPORT | |
280 | #define CONFIG_SPL_MMC_SUPPORT | |
281 | #define CONFIG_SPL_FAT_SUPPORT | |
282 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
283 | #define CONFIG_SPL_SERIAL_SUPPORT | |
284 | #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/omap-common/u-boot-spl.lds" | |
285 | ||
78f455c0 S |
286 | #define CONFIG_SYS_ENABLE_PADS_ALL |
287 | ||
20c63129 A |
288 | #define CONFIG_SYS_THUMB_BUILD |
289 | ||
16dc702f | 290 | #endif /* __CONFIG_OMAP4_COMMON_H */ |