]>
Commit | Line | Data |
---|---|---|
3ef5ebeb LV |
1 | /* |
2 | * (C) Copyright 2013 | |
3 | * Texas Instruments Incorporated. | |
4 | * Sricharan R <r.sricharan@ti.com> | |
5 | * | |
6 | * Derived from OMAP4 done by: | |
7 | * Aneesh V <aneesh@ti.com> | |
8 | * | |
9 | * TI OMAP5 AND DRA7XX common configuration settings | |
10 | * | |
11 | * See file CREDITS for list of people who contributed to this | |
12 | * project. | |
13 | * | |
14 | * This program is free software; you can redistribute it and/or | |
15 | * modify it under the terms of the GNU General Public License as | |
16 | * published by the Free Software Foundation; either version 2 of | |
17 | * the License, or (at your option) any later version. | |
18 | * | |
19 | * This program is distributed in the hope that it will be useful, | |
20 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
22 | * GNU General Public License for more details. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License | |
25 | * along with this program; if not, write to the Free Software | |
26 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
27 | * MA 02111-1307 USA | |
28 | */ | |
29 | ||
30 | #ifndef __CONFIG_OMAP5_COMMON_H | |
31 | #define __CONFIG_OMAP5_COMMON_H | |
32 | ||
33 | /* | |
34 | * High Level Configuration Options | |
35 | */ | |
36 | #define CONFIG_OMAP /* in a TI OMAP core */ | |
37 | #define CONFIG_OMAP54XX /* which is a 54XX */ | |
38 | #define CONFIG_OMAP_GPIO | |
39 | ||
40 | /* Get CPU defs */ | |
41 | #include <asm/arch/cpu.h> | |
42 | #include <asm/arch/omap.h> | |
43 | ||
44 | /* Display CPU and Board Info */ | |
45 | #define CONFIG_DISPLAY_CPUINFO | |
46 | #define CONFIG_DISPLAY_BOARDINFO | |
47 | ||
48 | /* Clock Defines */ | |
49 | #define V_OSCK 19200000 /* Clock output from T2 */ | |
50 | #define V_SCLK V_OSCK | |
51 | ||
52 | #define CONFIG_MISC_INIT_R | |
53 | ||
54 | #define CONFIG_OF_LIBFDT | |
55 | #define CONFIG_CMD_BOOTZ | |
56 | ||
57 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
58 | #define CONFIG_SETUP_MEMORY_TAGS | |
59 | #define CONFIG_INITRD_TAG | |
60 | ||
61 | /* | |
62 | * Size of malloc() pool | |
63 | * Total Size Environment - 128k | |
64 | * Malloc - add 256k | |
65 | */ | |
66 | #define CONFIG_ENV_SIZE (128 << 10) | |
67 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (256 << 10)) | |
68 | /* Vector Base */ | |
69 | #define CONFIG_SYS_CA9_VECTOR_BASE SRAM_ROM_VECT_BASE | |
70 | ||
71 | /* | |
72 | * Hardware drivers | |
73 | */ | |
74 | ||
75 | /* | |
76 | * serial port - NS16550 compatible | |
77 | */ | |
78 | #define V_NS16550_CLK 48000000 | |
79 | ||
80 | #define CONFIG_SYS_NS16550 | |
81 | #define CONFIG_SYS_NS16550_SERIAL | |
82 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
83 | #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK | |
84 | #define CONFIG_CONS_INDEX 3 | |
85 | #define CONFIG_SYS_NS16550_COM3 UART3_BASE | |
86 | ||
87 | #define CONFIG_BAUDRATE 115200 | |
dd2445ec | 88 | |
47c6ea07 S |
89 | /* CPU */ |
90 | #define CONFIG_ARCH_CPU_INIT | |
91 | ||
3ef5ebeb LV |
92 | /* I2C */ |
93 | #define CONFIG_HARD_I2C | |
94 | #define CONFIG_SYS_I2C_SPEED 100000 | |
95 | #define CONFIG_SYS_I2C_SLAVE 1 | |
96 | #define CONFIG_DRIVER_OMAP34XX_I2C | |
97 | #define CONFIG_I2C_MULTI_BUS | |
98 | ||
3ef5ebeb LV |
99 | /* MMC */ |
100 | #define CONFIG_GENERIC_MMC | |
101 | #define CONFIG_MMC | |
102 | #define CONFIG_OMAP_HSMMC | |
103 | #define CONFIG_DOS_PARTITION | |
104 | ||
3ef5ebeb LV |
105 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV |
106 | ||
107 | /* Flash */ | |
108 | #define CONFIG_SYS_NO_FLASH | |
109 | ||
110 | /* Cache */ | |
111 | #define CONFIG_SYS_CACHELINE_SIZE 64 | |
112 | #define CONFIG_SYS_CACHELINE_SHIFT 6 | |
113 | ||
114 | /* commands to include */ | |
115 | #include <config_cmd_default.h> | |
116 | ||
117 | /* Enabled commands */ | |
118 | #define CONFIG_CMD_EXT2 /* EXT2 Support */ | |
119 | #define CONFIG_CMD_FAT /* FAT support */ | |
120 | #define CONFIG_CMD_I2C /* I2C serial bus support */ | |
121 | #define CONFIG_CMD_MMC /* MMC support */ | |
3ef5ebeb LV |
122 | |
123 | /* Disabled commands */ | |
124 | #undef CONFIG_CMD_NET | |
125 | #undef CONFIG_CMD_NFS | |
126 | #undef CONFIG_CMD_FPGA /* FPGA configuration Support */ | |
127 | #undef CONFIG_CMD_IMLS /* List all found images */ | |
128 | ||
129 | /* | |
130 | * Environment setup | |
131 | */ | |
132 | ||
133 | #define CONFIG_BOOTDELAY 3 | |
143070df S |
134 | #define CONFIG_ENV_VARS_UBOOT_CONFIG |
135 | #define CONFIG_CMD_FS_GENERIC | |
136 | #define CONFIG_CMD_EXT2 | |
137 | #define CONFIG_CMD_EXT4 | |
3ef5ebeb LV |
138 | |
139 | #define CONFIG_ENV_OVERWRITE | |
140 | ||
9552ee3e TR |
141 | #ifndef PARTS_DEFAULT |
142 | #define PARTS_DEFAULT | |
143 | #endif | |
144 | ||
3ef5ebeb LV |
145 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
146 | "loadaddr=0x82000000\0" \ | |
147 | "console=ttyO2,115200n8\0" \ | |
d3501ed5 | 148 | "fdt_high=0xffffffff\0" \ |
143070df S |
149 | "fdtaddr=0x80f80000\0" \ |
150 | "bootpart=0:2\0" \ | |
151 | "bootdir=/boot\0" \ | |
aaed0a23 | 152 | "bootfile=zImage\0" \ |
3ef5ebeb LV |
153 | "usbtty=cdc_acm\0" \ |
154 | "vram=16M\0" \ | |
9552ee3e | 155 | "partitions=" PARTS_DEFAULT "\0" \ |
85b7ac45 | 156 | "optargs=\0" \ |
3ef5ebeb LV |
157 | "mmcdev=0\0" \ |
158 | "mmcroot=/dev/mmcblk0p2 rw\0" \ | |
46afd3ef | 159 | "mmcrootfstype=ext4 rootwait\0" \ |
3ef5ebeb | 160 | "mmcargs=setenv bootargs console=${console} " \ |
85b7ac45 | 161 | "${optargs} " \ |
3ef5ebeb LV |
162 | "vram=${vram} " \ |
163 | "root=${mmcroot} " \ | |
164 | "rootfstype=${mmcrootfstype}\0" \ | |
165 | "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \ | |
166 | "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \ | |
167 | "source ${loadaddr}\0" \ | |
78fd0041 NM |
168 | "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} uEnv.txt\0" \ |
169 | "importbootenv=echo Importing environment from mmc${mmcdev} ...; " \ | |
170 | "env import -t ${loadaddr} ${filesize}\0" \ | |
143070df | 171 | "loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \ |
3ef5ebeb LV |
172 | "mmcboot=echo Booting from mmc${mmcdev} ...; " \ |
173 | "run mmcargs; " \ | |
aaed0a23 | 174 | "bootz ${loadaddr} - ${fdtaddr}\0" \ |
143070df S |
175 | "findfdt="\ |
176 | "if test $board_name = omap5_uevm; then " \ | |
177 | "setenv fdtfile omap5-uevm.dtb; fi;\0 " \ | |
178 | "loadfdt=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile};\0" \ | |
3ef5ebeb LV |
179 | |
180 | #define CONFIG_BOOTCOMMAND \ | |
143070df | 181 | "run findfdt; " \ |
3ef5ebeb LV |
182 | "mmc dev ${mmcdev}; if mmc rescan; then " \ |
183 | "if run loadbootscript; then " \ | |
184 | "run bootscript; " \ | |
185 | "else " \ | |
78fd0041 NM |
186 | "if run loadbootenv; then " \ |
187 | "run importbootenv; " \ | |
188 | "fi;" \ | |
189 | "if test -n ${uenvcmd}; then " \ | |
190 | "echo Running uenvcmd ...;" \ | |
191 | "run uenvcmd;" \ | |
192 | "fi;" \ | |
193 | "fi;" \ | |
143070df S |
194 | "if run loadimage; then " \ |
195 | "run loadfdt; " \ | |
78fd0041 | 196 | "run mmcboot; " \ |
3ef5ebeb LV |
197 | "fi; " \ |
198 | "fi" | |
199 | ||
200 | #define CONFIG_AUTO_COMPLETE 1 | |
201 | ||
202 | /* | |
203 | * Miscellaneous configurable options | |
204 | */ | |
205 | ||
206 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
207 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
208 | #define CONFIG_SYS_CBSIZE 256 | |
209 | /* Print Buffer Size */ | |
210 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
211 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
212 | #define CONFIG_SYS_MAXARGS 16 | |
213 | /* Boot Argument Buffer Size */ | |
214 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
215 | ||
216 | /* | |
217 | * memtest setup | |
218 | */ | |
219 | #define CONFIG_SYS_MEMTEST_START 0x80000000 | |
220 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (32 << 20)) | |
221 | ||
222 | /* Default load address */ | |
223 | #define CONFIG_SYS_LOAD_ADDR 0x80000000 | |
224 | ||
225 | /* Use General purpose timer 1 */ | |
226 | #define CONFIG_SYS_TIMERBASE GPT2_BASE | |
227 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
228 | #define CONFIG_SYS_HZ 1000 | |
229 | ||
230 | /* | |
231 | * SDRAM Memory Map | |
232 | * Even though we use two CS all the memory | |
233 | * is mapped to one contiguous block | |
234 | */ | |
235 | #define CONFIG_NR_DRAM_BANKS 1 | |
236 | ||
237 | #define CONFIG_SYS_SDRAM_BASE 0x80000000 | |
238 | #define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \ | |
239 | GENERATED_GBL_DATA_SIZE) | |
240 | ||
241 | #define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS | |
242 | ||
243 | /* Defines for SDRAM init */ | |
244 | #ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS | |
245 | #define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION | |
246 | #define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS | |
247 | #endif | |
248 | ||
249 | /* Defines for SPL */ | |
250 | #define CONFIG_SPL | |
251 | #define CONFIG_SPL_FRAMEWORK | |
252 | #define CONFIG_SPL_TEXT_BASE 0x40300350 | |
253 | #define CONFIG_SPL_MAX_SIZE 0x19000 /* 100K */ | |
254 | #define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR | |
255 | #define CONFIG_SPL_DISPLAY_PRINT | |
256 | ||
257 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */ | |
258 | #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */ | |
259 | #define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1 | |
260 | #define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img" | |
261 | ||
262 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
263 | #define CONFIG_SPL_LIBDISK_SUPPORT | |
264 | #define CONFIG_SPL_I2C_SUPPORT | |
265 | #define CONFIG_SPL_MMC_SUPPORT | |
266 | #define CONFIG_SPL_FAT_SUPPORT | |
267 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
268 | #define CONFIG_SPL_SERIAL_SUPPORT | |
269 | #define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds" | |
270 | ||
271 | /* | |
272 | * 64 bytes before this address should be set aside for u-boot.img's | |
273 | * header. That is 80E7FFC0--0x80E80000 should not be used for any | |
274 | * other needs. | |
275 | */ | |
276 | #define CONFIG_SYS_TEXT_BASE 0x80E80000 | |
277 | ||
278 | /* | |
279 | * BSS and malloc area 64MB into memory to allow enough | |
280 | * space for the kernel at the beginning of memory | |
281 | */ | |
282 | #define CONFIG_SPL_BSS_START_ADDR 0x84000000 | |
283 | #define CONFIG_SPL_BSS_MAX_SIZE 0x100000 /* 1 MB */ | |
284 | #define CONFIG_SYS_SPL_MALLOC_START 0x84100000 | |
285 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */ | |
286 | #define CONFIG_SPL_GPIO_SUPPORT | |
287 | ||
288 | #endif /* __CONFIG_OMAP5_COMMON_H */ |