]>
Commit | Line | Data |
---|---|---|
39d09733 CG |
1 | /* |
2 | * Copyright (C) 2010-2013 Freescale Semiconductor, Inc. | |
3 | * Copyright (C) 2014 Bachmann electronic GmbH | |
4 | * | |
5 | * SPDX-License-Identifier: GPL-2.0+ | |
6 | */ | |
7 | ||
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
11 | #include "mx6_common.h" | |
39d09733 | 12 | |
39d09733 CG |
13 | /* Size of malloc() pool */ |
14 | #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) | |
15 | ||
39d09733 | 16 | #define CONFIG_MISC_INIT_R |
39d09733 | 17 | |
39d09733 CG |
18 | /* UART Configs */ |
19 | #define CONFIG_MXC_UART | |
20 | #define CONFIG_MXC_UART_BASE UART1_BASE | |
21 | ||
22 | /* SF Configs */ | |
39d09733 | 23 | #define CONFIG_SPI |
39d09733 CG |
24 | #define CONFIG_MXC_SPI |
25 | #define CONFIG_SF_DEFAULT_BUS 2 | |
2e3a1f4d | 26 | #define CONFIG_SF_DEFAULT_CS 0 |
39d09733 CG |
27 | #define CONFIG_SF_DEFAULT_SPEED 25000000 |
28 | #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0) | |
29 | ||
30 | /* IO expander */ | |
31 | #define CONFIG_PCA953X | |
32 | #define CONFIG_SYS_I2C_PCA953X_ADDR 0x20 | |
33 | #define CONFIG_SYS_I2C_PCA953X_WIDTH { {0x20, 16} } | |
34 | #define CONFIG_CMD_PCA953X | |
35 | #define CONFIG_CMD_PCA953X_INFO | |
36 | ||
37 | /* I2C Configs */ | |
39d09733 CG |
38 | #define CONFIG_SYS_I2C |
39 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
40 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
41 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 42 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
39d09733 CG |
43 | #define CONFIG_SYS_I2C_SPEED 100000 |
44 | ||
45 | /* OCOTP Configs */ | |
39d09733 CG |
46 | #define CONFIG_IMX_OTP |
47 | #define IMX_OTP_BASE OCOTP_BASE_ADDR | |
48 | #define IMX_OTP_ADDR_MAX 0x7F | |
49 | #define IMX_OTP_DATA_ERROR_VAL 0xBADABADA | |
50 | #define IMX_OTPWRITE_ENABLED | |
51 | ||
52 | /* MMC Configs */ | |
39d09733 CG |
53 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
54 | #define CONFIG_SYS_FSL_USDHC_NUM 2 | |
55 | ||
39c7d5a2 | 56 | /* USB Configs */ |
39c7d5a2 CG |
57 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) |
58 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 | |
59 | ||
39d09733 CG |
60 | /* |
61 | * SATA Configs | |
62 | */ | |
63 | #ifdef CONFIG_CMD_SATA | |
64 | #define CONFIG_DWC_AHSATA | |
65 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 | |
66 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
67 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR | |
68 | #define CONFIG_LBA48 | |
69 | #define CONFIG_LIBATA | |
70 | #endif | |
71 | ||
68a3664a CG |
72 | /* SPL */ |
73 | #ifdef CONFIG_SPL | |
74 | #include "imx6_spl.h" | |
68a3664a CG |
75 | #define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024) |
76 | #define CONFIG_SPL_SPI_LOAD | |
77 | #endif | |
78 | ||
39d09733 CG |
79 | #define CONFIG_FEC_MXC |
80 | #define CONFIG_MII | |
81 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
82 | #define CONFIG_FEC_XCV_TYPE MII100 | |
83 | #define CONFIG_ETHPRIME "FEC" | |
84 | #define CONFIG_FEC_MXC_PHYADDR 0x5 | |
85 | #define CONFIG_PHYLIB | |
86 | #define CONFIG_PHY_SMSC | |
87 | ||
fb2589b3 | 88 | #ifndef CONFIG_SPL |
fb2589b3 CG |
89 | #define CONFIG_ENV_EEPROM_IS_ON_I2C |
90 | #define CONFIG_SYS_I2C_EEPROM_BUS 1 | |
91 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
92 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 | |
93 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5 | |
fb2589b3 CG |
94 | #endif |
95 | ||
39d09733 CG |
96 | #define CONFIG_PREBOOT "" |
97 | ||
8be70bb4 CG |
98 | /* Thermal support */ |
99 | #define CONFIG_IMX_THERMAL | |
100 | ||
39d09733 CG |
101 | /* Print Buffer Size */ |
102 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
39d09733 CG |
103 | |
104 | /* Physical Memory Map */ | |
105 | #define CONFIG_NR_DRAM_BANKS 1 | |
106 | #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR | |
39d09733 CG |
107 | |
108 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
109 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
110 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
111 | ||
112 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
113 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
114 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
115 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
116 | ||
056845c2 | 117 | /* Environment organization */ |
39d09733 CG |
118 | #define CONFIG_ENV_SIZE (64 * 1024) /* 64 kb */ |
119 | #define CONFIG_ENV_OFFSET (1024 * 1024) | |
120 | /* M25P16 has an erase size of 64 KiB */ | |
121 | #define CONFIG_ENV_SECT_SIZE (64 * 1024) | |
122 | #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS | |
123 | #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS | |
124 | #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE | |
125 | #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED | |
126 | ||
39d09733 CG |
127 | #define CONFIG_BOOTP_SERVERIP |
128 | #define CONFIG_BOOTP_BOOTFILE | |
129 | ||
130 | #endif /* __CONFIG_H */ |