]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/pb1x00.h
dragonboard410c: adding missing default addr for script and pxe boot
[people/ms/u-boot.git] / include / configs / pb1x00.h
CommitLineData
265817c7
WD
1/*
2 * (C) Copyright 2003
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
265817c7
WD
6 */
7
8/*
9 * This file contains the configuration parameters for the dbau1x00 board.
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
14
265817c7 15#define CONFIG_PB1X00 1
8bde63eb 16#define CONFIG_SOC_AU1X00 1 /* alchemy series cpu */
265817c7 17
e8bb0c2b
DS
18#define CONFIG_DISPLAY_BOARDINFO
19
265817c7 20#ifdef CONFIG_PB1000
8bde63eb 21#define CONFIG_SOC_AU1000 1
265817c7
WD
22#else
23#ifdef CONFIG_PB1100
8bde63eb 24#define CONFIG_SOC_AU1100 1
265817c7
WD
25#else
26#ifdef CONFIG_PB1500
8bde63eb 27#define CONFIG_SOC_AU1500 1
265817c7
WD
28#else
29#error "No valid board set"
30#endif
31#endif
32#endif
33
265817c7
WD
34
35#define CONFIG_BAUDRATE 115200
36
265817c7
WD
37#define CONFIG_TIMESTAMP /* Print image info with timestamp */
38#undef CONFIG_BOOTARGS
39
40#define CONFIG_EXTRA_ENV_SETTINGS \
fe126d8b
WD
41 "addmisc=setenv bootargs ${bootargs} " \
42 "console=ttyS0,${baudrate} " \
265817c7
WD
43 "panic=1\0" \
44 "bootfile=/vmlinux.img\0" \
fe126d8b 45 "load=tftp 80500000 ${u-boot}\0" \
265817c7
WD
46 ""
47/* Boot from NFS root */
fe126d8b 48#define CONFIG_BOOTCOMMAND "bootp; setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; bootm"
265817c7
WD
49
50/*
51 * Miscellaneous configurable options
52 */
6d0f6bcf 53#define CONFIG_SYS_LONGHELP /* undef to save memory */
6d0f6bcf
JCPV
54#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
55#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
56#define CONFIG_SYS_MAXARGS 16 /* max number of command args*/
265817c7 57
6d0f6bcf 58#define CONFIG_SYS_MALLOC_LEN 128*1024
265817c7 59
6d0f6bcf 60#define CONFIG_SYS_BOOTPARAMS_LEN 128*1024
265817c7 61
6d0f6bcf 62#define CONFIG_SYS_MIPS_TIMER_FREQ 396000000
a55d4817 63
6d0f6bcf 64#define CONFIG_SYS_SDRAM_BASE 0x80000000 /* Cached addr */
265817c7 65
6d0f6bcf 66#define CONFIG_SYS_LOAD_ADDR 0x81000000 /* default load address */
265817c7 67
6d0f6bcf
JCPV
68#define CONFIG_SYS_MEMTEST_START 0x80100000
69#undef CONFIG_SYS_MEMTEST_START
70#define CONFIG_SYS_MEMTEST_START 0x80200000
71#define CONFIG_SYS_MEMTEST_END 0x83800000
265817c7
WD
72
73/*-----------------------------------------------------------------------
74 * FLASH and environment organization
75 */
6d0f6bcf
JCPV
76#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
77#define CONFIG_SYS_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
265817c7
WD
78
79#define PHYS_FLASH_1 0xbec00000 /* Flash Bank #1 */
80#define PHYS_FLASH_2 0xbfc00000 /* Flash Bank #2 */
81
14d0a02a 82#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf 83#define CONFIG_SYS_MONITOR_LEN (192 << 10)
265817c7 84
6d0f6bcf 85#define CONFIG_SYS_INIT_SP_OFFSET 0x4000000
265817c7
WD
86
87/* We boot from this flash, selected with dip switch */
6d0f6bcf 88#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_2
265817c7
WD
89
90/* timeout values are in ticks */
6d0f6bcf
JCPV
91#define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Erase */
92#define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Timeout for Flash Write */
265817c7 93
93f6d725 94#define CONFIG_ENV_IS_NOWHERE 1
265817c7
WD
95
96/* Address and size of Primary Environment Sector */
0e8d1586
JCPV
97#define CONFIG_ENV_ADDR 0xB0030000
98#define CONFIG_ENV_SIZE 0x10000
265817c7
WD
99
100#define CONFIG_FLASH_16BIT
101
102#define CONFIG_NR_DRAM_BANKS 2
103
265817c7
WD
104#define CONFIG_MEMSIZE_IN_BYTES
105
265817c7
WD
106/*---USB -------------------------------------------*/
107#if 0
108#define CONFIG_USB_OHCI
265817c7
WD
109#define CONFIG_USB_STORAGE
110#define CONFIG_DOS_PARTITION
265817c7
WD
111#endif
112
113/*---ATA PCMCIA ------------------------------------*/
114#if 0
6d0f6bcf
JCPV
115#define CONFIG_SYS_PCMCIA_MEM_SIZE 0x4000000 /* Offset to slot 1 FIXME!!! */
116#define CONFIG_SYS_PCMCIA_MEM_ADDR 0x20000000
265817c7
WD
117#define CONFIG_PCMCIA_SLOT_A
118
119#define CONFIG_ATAPI 1
120#define CONFIG_MAC_PARTITION 1
121
122/* We run CF in "true ide" mode or a harddrive via pcmcia */
123#define CONFIG_IDE_PCMCIA 1
124
125/* We only support one slot for now */
6d0f6bcf
JCPV
126#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
127#define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
265817c7
WD
128
129#undef CONFIG_IDE_LED /* LED for ide not supported */
130#undef CONFIG_IDE_RESET /* reset for ide not supported */
131
6d0f6bcf 132#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
265817c7 133
6d0f6bcf 134#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR
265817c7
WD
135
136/* Offset for data I/O */
6d0f6bcf 137#define CONFIG_SYS_ATA_DATA_OFFSET 8
265817c7
WD
138
139/* Offset for normal register accesses */
6d0f6bcf 140#define CONFIG_SYS_ATA_REG_OFFSET 0
265817c7
WD
141
142/* Offset for alternate registers */
6d0f6bcf 143#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100
265817c7
WD
144
145#endif
265817c7 146
079a136c
JL
147/*
148 * BOOTP options
149 */
150#define CONFIG_BOOTP_BOOTFILESIZE
151#define CONFIG_BOOTP_BOOTPATH
152#define CONFIG_BOOTP_GATEWAY
153#define CONFIG_BOOTP_HOSTNAME
154
26a34560
JL
155/*
156 * Command line configuration.
157 */
26a34560 158
26a34560 159#undef CONFIG_CMD_IDE
26a34560 160#undef CONFIG_CMD_BEDBUG
265817c7
WD
161
162#endif /* __CONFIG_H */