]>
Commit | Line | Data |
---|---|---|
6310eb9d WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net | |
4 | * | |
5 | * (C) Copyright 2002 | |
6 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
7 | * Marius Groeger <mgroeger@sysgo.de> | |
8 | * | |
9 | * Configuration settings for the PLEB 2 board. | |
10 | * | |
11 | * See file CREDITS for list of people who contributed to this | |
12 | * project. | |
13 | * | |
14 | * This program is free software; you can redistribute it and/or | |
15 | * modify it under the terms of the GNU General Public License as | |
16 | * published by the Free Software Foundation; either version 2 of | |
17 | * the License, or (at your option) any later version. | |
18 | * | |
19 | * This program is distributed in the hope that it will be useful, | |
20 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
22 | * GNU General Public License for more details. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License | |
25 | * along with this program; if not, write to the Free Software | |
26 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
27 | * MA 02111-1307 USA | |
28 | */ | |
29 | ||
30 | #ifndef __CONFIG_H | |
31 | #define __CONFIG_H | |
32 | ||
6310eb9d WD |
33 | /* |
34 | * High Level Configuration Options | |
35 | * (easy to change) | |
36 | */ | |
37 | #define CONFIG_PXA250 1 /* This is an PXA255 CPU */ | |
38 | #define CONFIG_PLEB2 1 /* on an PLEB2 Board */ | |
39 | #undef CONFIG_LCD | |
40 | #undef CONFIG_MMC | |
41 | #define BOARD_LATE_INIT 1 | |
08eb21ee | 42 | #define CONFIG_SYS_TEXT_BASE 0x0 |
6310eb9d WD |
43 | |
44 | #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */ | |
45 | ||
b3acb6cd | 46 | /* we will never enable dcache, because we have to setup MMU first */ |
e47f2db5 | 47 | #define CONFIG_SYS_DCACHE_OFF |
b3acb6cd | 48 | |
6310eb9d WD |
49 | /* |
50 | * Size of malloc() pool | |
51 | */ | |
6d0f6bcf | 52 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024) |
6310eb9d WD |
53 | |
54 | /* | |
55 | * Hardware drivers | |
56 | */ | |
57 | ||
58 | /* None - PLEB 2 doesn't have any of this. | |
ac6b362a NM |
59 | #define CONFIG_NET_MULTI |
60 | #define CONFIG_LAN91C96 | |
61 | #define CONFIG_LAN91C96_BASE 0x0C000000 | |
62 | */ | |
6310eb9d WD |
63 | |
64 | /* | |
65 | * select serial console configuration | |
66 | */ | |
379be585 | 67 | #define CONFIG_PXA_SERIAL |
6310eb9d WD |
68 | #define CONFIG_FFUART 1 /* we use FFUART on PLEB 2 */ |
69 | ||
70 | /* allow to overwrite serial and ethaddr */ | |
71 | #define CONFIG_ENV_OVERWRITE | |
72 | ||
73 | #define CONFIG_BAUDRATE 115200 | |
74 | ||
6310eb9d | 75 | |
079a136c JL |
76 | /* |
77 | * BOOTP options | |
78 | */ | |
79 | #define CONFIG_BOOTP_BOOTFILESIZE | |
80 | #define CONFIG_BOOTP_BOOTPATH | |
81 | #define CONFIG_BOOTP_GATEWAY | |
82 | #define CONFIG_BOOTP_HOSTNAME | |
83 | ||
84 | ||
26a34560 JL |
85 | /* |
86 | * Command line configuration. | |
87 | */ | |
88 | #include <config_cmd_default.h> | |
89 | ||
90 | #undef CONFIG_CMD_NET | |
6d8962e8 | 91 | #undef CONFIG_CMD_NFS |
26a34560 | 92 | |
6310eb9d WD |
93 | |
94 | #define CONFIG_BOOTDELAY 3 | |
95 | #define CONFIG_ETHADDR 08:00:3e:26:0a:5b | |
96 | #define CONFIG_NETMASK 255.255.0.0 | |
97 | #define CONFIG_IPADDR 192.168.0.21 | |
98 | #define CONFIG_SERVERIP 192.168.0.250 | |
99 | #define CONFIG_BOOTCOMMAND "bootm 40000" | |
100 | #define CONFIG_BOOTARGS "root=/dev/mtdblock2 prompt_ramdisk=0 load_ramdisk=1 console=ttyS0,115200" | |
101 | ||
102 | #define CONFIG_CMDLINE_TAG | |
103 | #define CONFIG_INITRD_TAG | |
104 | #define CONFIG_SETUP_MEMORY_TAGS | |
105 | ||
26a34560 | 106 | #if defined(CONFIG_CMD_KGDB) |
6310eb9d WD |
107 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
108 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
109 | #endif | |
110 | ||
111 | /* | |
112 | * Miscellaneous configurable options | |
113 | */ | |
6d0f6bcf JCPV |
114 | #define CONFIG_SYS_HUSH_PARSER 1 |
115 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
6310eb9d | 116 | |
6d0f6bcf JCPV |
117 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
118 | #ifdef CONFIG_SYS_HUSH_PARSER | |
119 | #define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */ | |
6310eb9d | 120 | #else |
6d0f6bcf | 121 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ |
6310eb9d | 122 | #endif |
6d0f6bcf JCPV |
123 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
124 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ | |
125 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
126 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
127 | #define CONFIG_SYS_DEVICE_NULLDEV 1 | |
6310eb9d | 128 | |
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */ |
130 | #define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */ | |
6310eb9d | 131 | |
6d0f6bcf | 132 | #define CONFIG_SYS_LOAD_ADDR 0xa2000000 /* default load address */ |
6310eb9d | 133 | |
94a33129 | 134 | #define CONFIG_SYS_HZ 1000 |
6d0f6bcf | 135 | #define CONFIG_SYS_CPUSPEED 0x141 /* set core clock to 200/200/100 MHz */ |
6310eb9d WD |
136 | |
137 | /* valid baudrates */ | |
6d0f6bcf | 138 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } |
6310eb9d | 139 | |
b03d92e5 JCPV |
140 | #ifdef CONFIG_MMC |
141 | #define CONFIG_PXA_MMC | |
142 | #define CONFIG_CMD_MMC | |
143 | #endif | |
144 | ||
6310eb9d WD |
145 | /* |
146 | * Stack sizes | |
147 | * | |
148 | * The stack sizes are set up in start.S using the settings below | |
149 | */ | |
150 | #define CONFIG_STACKSIZE (128*1024) /* regular stack */ | |
151 | #ifdef CONFIG_USE_IRQ | |
152 | #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */ | |
153 | #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */ | |
154 | #endif | |
155 | ||
156 | /* | |
157 | * Physical Memory Map | |
158 | */ | |
08eb21ee | 159 | #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */ |
6310eb9d WD |
160 | #define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */ |
161 | #define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */ | |
6310eb9d WD |
162 | |
163 | #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */ | |
164 | #define PHYS_FLASH_2 0x04000000 /* Flash Bank #2 */ | |
165 | #define PHYS_FLASH_SIZE 0x00800000 /* 4 MB */ | |
166 | ||
167 | /* Not entirely sure about this - DS/CHC */ | |
168 | #define PHYS_FLASH_BANK_SIZE 0x02000000 /* 32 MB Banks */ | |
169 | #define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors (x2) */ | |
170 | ||
6d0f6bcf JCPV |
171 | #define CONFIG_SYS_DRAM_BASE PHYS_SDRAM_1 |
172 | #define CONFIG_SYS_DRAM_SIZE PHYS_SDRAM_1_SIZE | |
6310eb9d | 173 | |
6d0f6bcf JCPV |
174 | #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 |
175 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
6310eb9d | 176 | |
6ef6eb91 | 177 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
25ddd1fb | 178 | #define CONFIG_SYS_INIT_SP_ADDR (GENERATED_GBL_DATA_SIZE + PHYS_SDRAM_1) |
6ef6eb91 | 179 | |
6310eb9d WD |
180 | /* |
181 | * GPIO settings | |
182 | */ | |
6d0f6bcf JCPV |
183 | #define CONFIG_SYS_GPSR0_VAL 0x00000000 /* Don't set anything */ |
184 | #define CONFIG_SYS_GPSR1_VAL 0x00000080 | |
185 | #define CONFIG_SYS_GPSR2_VAL 0x00000000 | |
6310eb9d | 186 | |
6d0f6bcf JCPV |
187 | #define CONFIG_SYS_GPCR0_VAL 0x00000000 /* Don't clear anything */ |
188 | #define CONFIG_SYS_GPCR1_VAL 0x00000000 | |
189 | #define CONFIG_SYS_GPCR2_VAL 0x00000000 | |
6310eb9d | 190 | |
6d0f6bcf JCPV |
191 | #define CONFIG_SYS_GPDR0_VAL 0x00000000 |
192 | #define CONFIG_SYS_GPDR1_VAL 0x000007C3 | |
193 | #define CONFIG_SYS_GPDR2_VAL 0x00000000 | |
6310eb9d WD |
194 | |
195 | /* Edge detect registers (these are set by the kernel) */ | |
6d0f6bcf JCPV |
196 | #define CONFIG_SYS_GRER0_VAL 0x00000000 |
197 | #define CONFIG_SYS_GRER1_VAL 0x00000000 | |
198 | #define CONFIG_SYS_GRER2_VAL 0x00000000 | |
199 | #define CONFIG_SYS_GFER0_VAL 0x00000000 | |
200 | #define CONFIG_SYS_GFER1_VAL 0x00000000 | |
201 | #define CONFIG_SYS_GFER2_VAL 0x00000000 | |
202 | ||
203 | #define CONFIG_SYS_GAFR0_L_VAL 0x00000000 | |
204 | #define CONFIG_SYS_GAFR0_U_VAL 0x00000000 | |
205 | #define CONFIG_SYS_GAFR1_L_VAL 0x00008010 /* Use FF UART Send and Receive */ | |
206 | #define CONFIG_SYS_GAFR1_U_VAL 0x00000000 | |
207 | #define CONFIG_SYS_GAFR2_L_VAL 0x00000000 | |
208 | #define CONFIG_SYS_GAFR2_U_VAL 0x00000000 | |
209 | ||
210 | #define CONFIG_SYS_PSSR_VAL 0x20 | |
08eb21ee MV |
211 | #define CONFIG_SYS_CCCR 0x00000141 /* 100 MHz memory, 200 MHz CPU */ |
212 | #define CONFIG_SYS_CKEN 0x00000060 /* FFUART and STUART enabled */ | |
213 | #define CONFIG_SYS_ICMR 0x00000000 /* No interrupts enabled */ | |
6310eb9d WD |
214 | |
215 | /* | |
216 | * Memory settings | |
217 | */ | |
6d0f6bcf JCPV |
218 | #define CONFIG_SYS_MSC0_VAL 0x00007FF0 /* Not properly calculated - FIXME (DS) */ |
219 | #define CONFIG_SYS_MSC1_VAL 0x00000000 | |
220 | #define CONFIG_SYS_MSC2_VAL 0x00000000 | |
6310eb9d | 221 | |
6d0f6bcf | 222 | #define CONFIG_SYS_MDCNFG_VAL 0x00000aC9 /* Memory timings for the SDRAM. |
6310eb9d WD |
223 | tRP=2, CL=2, tRCD=2, tRAS=5, tRC=8 */ |
224 | ||
6d0f6bcf | 225 | #define CONFIG_SYS_MDREFR_VAL 0x00403018 /* Initial setting, individual */ |
400558b5 | 226 | /* bits set in lowlevel_init.S */ |
6d0f6bcf | 227 | #define CONFIG_SYS_MDMRS_VAL 0x00000000 |
6310eb9d | 228 | |
08eb21ee MV |
229 | #define CONFIG_SYS_FLYCNFG_VAL 0x00000000 |
230 | #define CONFIG_SYS_SXCNFG_VAL 0x00000000 | |
231 | ||
6310eb9d WD |
232 | /* |
233 | * PCMCIA and CF Interfaces | |
234 | */ | |
6d0f6bcf | 235 | #define CONFIG_SYS_MECR_VAL 0x00000000 /* Hangover from Lubbock. |
6310eb9d | 236 | Needs calculating. (DS/CHC) */ |
6d0f6bcf JCPV |
237 | #define CONFIG_SYS_MCMEM0_VAL 0x00010504 |
238 | #define CONFIG_SYS_MCMEM1_VAL 0x00010504 | |
239 | #define CONFIG_SYS_MCATT0_VAL 0x00010504 | |
240 | #define CONFIG_SYS_MCATT1_VAL 0x00010504 | |
241 | #define CONFIG_SYS_MCIO0_VAL 0x00004715 | |
242 | #define CONFIG_SYS_MCIO1_VAL 0x00004715 | |
6310eb9d WD |
243 | |
244 | /* | |
245 | * FLASH and environment organization | |
246 | */ | |
6d0f6bcf JCPV |
247 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
248 | #define CONFIG_SYS_MAX_FLASH_SECT 64 /* max number of sectors on one chip */ | |
6310eb9d WD |
249 | |
250 | /* timeout values are in ticks */ | |
251 | /* FIXME */ | |
6d0f6bcf JCPV |
252 | #define CONFIG_SYS_FLASH_ERASE_TOUT (25*CONFIG_SYS_HZ) /* Timeout for Flash Erase */ |
253 | #define CONFIG_SYS_FLASH_WRITE_TOUT (25*CONFIG_SYS_HZ) /* Timeout for Flash Write */ | |
6310eb9d WD |
254 | |
255 | /* Flash protection */ | |
6d0f6bcf | 256 | #define CONFIG_SYS_FLASH_PROTECTION 1 |
6310eb9d WD |
257 | |
258 | /* FIXME */ | |
5a1aceb0 | 259 | #define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d1586 JCPV |
260 | #define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x3C000) /* Addr of Environment Sector */ |
261 | #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment */ | |
262 | #define CONFIG_ENV_SECT_SIZE 0x20000 | |
6310eb9d WD |
263 | |
264 | /* Option added to get around byte ordering issues in the flash driver */ | |
6d0f6bcf | 265 | #define CONFIG_SYS_LITTLE_ENDIAN 1 |
6310eb9d WD |
266 | |
267 | #endif /* __CONFIG_H */ |