]>
Commit | Line | Data |
---|---|---|
c133c1fb YG |
1 | /* |
2 | * Configuation settings for the Renesas R7780MP board | |
3 | * | |
ec39d479 | 4 | * Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org> |
c133c1fb YG |
5 | * Copyright (C) 2008 Yusuke Goda <goda.yusuke@renesas.com> |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | #ifndef __R7780RP_H | |
27 | #define __R7780RP_H | |
28 | ||
29 | #undef DEBUG | |
30 | #define CONFIG_SH 1 | |
31 | #define CONFIG_SH4A 1 | |
32 | #define CONFIG_CPU_SH7780 1 | |
33 | #define CONFIG_R7780MP 1 | |
6d0f6bcf | 34 | #define CONFIG_SYS_R7780MP_OLD_FLASH 1 |
ec39d479 | 35 | #define __LITTLE_ENDIAN__ 1 |
c133c1fb YG |
36 | |
37 | /* | |
38 | * Command line configuration. | |
39 | */ | |
40 | #define CONFIG_CMD_SDRAM | |
41 | #define CONFIG_CMD_FLASH | |
42 | #define CONFIG_CMD_MEMORY | |
43 | #define CONFIG_CMD_PCI | |
44 | #define CONFIG_CMD_NET | |
45 | #define CONFIG_CMD_PING | |
bdab39d3 | 46 | #define CONFIG_CMD_SAVEENV |
c133c1fb YG |
47 | #define CONFIG_CMD_NFS |
48 | #define CONFIG_CMD_IDE | |
49 | #define CONFIG_CMD_EXT2 | |
50 | #define CONFIG_DOS_PARTITION | |
51 | ||
6c58a030 | 52 | #define CONFIG_SCIF_CONSOLE 1 |
c133c1fb YG |
53 | #define CONFIG_BAUDRATE 115200 |
54 | #define CONFIG_CONS_SCIF0 1 | |
55 | ||
56 | #define CONFIG_BOOTDELAY 3 | |
57 | #define CONFIG_BOOTARGS "console=ttySC0,115200" | |
58 | #define CONFIG_ENV_OVERWRITE 1 | |
59 | ||
60 | /* check for keypress on bootdelay==0 */ | |
61 | /*#define CONFIG_ZERO_BOOTDELAY_CHECK*/ | |
62 | ||
913c8910 | 63 | #define CONFIG_SYS_TEXT_BASE 0x0FFC0000 |
6d0f6bcf JCPV |
64 | #define CONFIG_SYS_SDRAM_BASE (0x08000000) |
65 | #define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024) | |
c133c1fb | 66 | |
6d0f6bcf JCPV |
67 | #define CONFIG_SYS_LONGHELP |
68 | #define CONFIG_SYS_PROMPT "=> " | |
69 | #define CONFIG_SYS_CBSIZE 256 | |
70 | #define CONFIG_SYS_PBSIZE 256 | |
71 | #define CONFIG_SYS_MAXARGS 16 | |
72 | #define CONFIG_SYS_BARGSIZE 512 | |
c133c1fb | 73 | |
6d0f6bcf | 74 | #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE) |
14d0a02a | 75 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000) |
c133c1fb | 76 | |
ec39d479 | 77 | /* Flash board support */ |
6d0f6bcf JCPV |
78 | #define CONFIG_SYS_FLASH_BASE (0xA0000000) |
79 | #ifdef CONFIG_SYS_R7780MP_OLD_FLASH | |
ec39d479 | 80 | /* NOR Flash (S29PL127J60TFI130) */ |
6d0f6bcf JCPV |
81 | # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT |
82 | # define CONFIG_SYS_MAX_FLASH_BANKS (2) | |
83 | # define CONFIG_SYS_MAX_FLASH_SECT 270 | |
84 | # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE,\ | |
85 | CONFIG_SYS_FLASH_BASE + 0x100000,\ | |
86 | CONFIG_SYS_FLASH_BASE + 0x400000,\ | |
87 | CONFIG_SYS_FLASH_BASE + 0x700000, } | |
88 | #else /* CONFIG_SYS_R7780MP_OLD_FLASH */ | |
ec39d479 | 89 | /* NOR Flash (Spantion S29GL256P) */ |
6d0f6bcf JCPV |
90 | # define CONFIG_SYS_MAX_FLASH_BANKS (1) |
91 | # define CONFIG_SYS_MAX_FLASH_SECT 256 | |
92 | # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } | |
93 | #endif /* CONFIG_SYS_R7780MP_OLD_FLASH */ | |
c133c1fb | 94 | |
6d0f6bcf | 95 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024) |
c133c1fb | 96 | /* Address of u-boot image in Flash */ |
6d0f6bcf JCPV |
97 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE) |
98 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) | |
c133c1fb | 99 | /* Size of DRAM reserved for malloc() use */ |
6d0f6bcf | 100 | #define CONFIG_SYS_MALLOC_LEN (1204 * 1024) |
c133c1fb | 101 | |
6d0f6bcf JCPV |
102 | #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) |
103 | #define CONFIG_SYS_RX_ETH_BUFFER (8) | |
c133c1fb | 104 | |
6d0f6bcf | 105 | #define CONFIG_SYS_FLASH_CFI |
00b1883a | 106 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
107 | #undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE |
108 | #undef CONFIG_SYS_FLASH_QUIET_TEST | |
c133c1fb | 109 | /* print 'E' for empty sector on flinfo */ |
6d0f6bcf | 110 | #define CONFIG_SYS_FLASH_EMPTY_INFO |
c133c1fb | 111 | |
5a1aceb0 | 112 | #define CONFIG_ENV_IS_IN_FLASH |
0e8d1586 JCPV |
113 | #define CONFIG_ENV_SECT_SIZE (256 * 1024) |
114 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) | |
6d0f6bcf JCPV |
115 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
116 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 | |
117 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 | |
c133c1fb YG |
118 | |
119 | /* Board Clock */ | |
120 | #define CONFIG_SYS_CLK_FREQ 33333333 | |
be45c632 | 121 | #define CONFIG_SYS_TMU_CLK_DIV 4 |
8dd29c87 | 122 | #define CONFIG_SYS_HZ 1000 |
c133c1fb YG |
123 | |
124 | /* PCI Controller */ | |
125 | #if defined(CONFIG_CMD_PCI) | |
126 | #define CONFIG_PCI | |
127 | #define CONFIG_SH4_PCI | |
ab8f4d40 | 128 | #define CONFIG_SH7780_PCI |
06b18163 YS |
129 | #define CONFIG_SH7780_PCI_LSR 0x07f00001 |
130 | #define CONFIG_SH7780_PCI_LAR CONFIG_SYS_SDRAM_SIZE | |
131 | #define CONFIG_SH7780_PCI_BAR CONFIG_SYS_SDRAM_SIZE | |
c133c1fb YG |
132 | #define CONFIG_PCI_PNP |
133 | #define CONFIG_PCI_SCAN_SHOW 1 | |
134 | #define __io | |
135 | #define __mem_pci | |
136 | ||
137 | #define CONFIG_PCI_MEM_BUS 0xFD000000 /* Memory space base addr */ | |
138 | #define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS | |
139 | #define CONFIG_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */ | |
140 | ||
141 | #define CONFIG_PCI_IO_BUS 0xFE200000 /* IO space base address */ | |
142 | #define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS | |
143 | #define CONFIG_PCI_IO_SIZE 0x00200000 /* Size of IO window */ | |
04366d07 NI |
144 | #define CONFIG_PCI_SYS_PHYS CONFIG_SYS_SDRAM_BASE |
145 | #define CONFIG_PCI_SYS_BUS CONFIG_SYS_SDRAM_BASE | |
146 | #define CONFIG_PCI_SYS_SIZE CONFIG_SYS_SDRAM_SIZE | |
c133c1fb YG |
147 | #endif /* CONFIG_CMD_PCI */ |
148 | ||
149 | #if defined(CONFIG_CMD_NET) | |
ec39d479 | 150 | /* |
ec39d479 NI |
151 | #define CONFIG_RTL8169 |
152 | */ | |
c7c1dbbf | 153 | /* AX88796L Support(NE2000 base chip) */ |
c133c1fb YG |
154 | #define CONFIG_DRIVER_AX88796L |
155 | #define CONFIG_DRIVER_NE2000_BASE 0xA4100000 | |
156 | #endif | |
157 | ||
158 | /* Compact flash Support */ | |
159 | #if defined(CONFIG_CMD_IDE) | |
160 | #define CONFIG_IDE_RESET 1 | |
6d0f6bcf JCPV |
161 | #define CONFIG_SYS_PIO_MODE 1 |
162 | #define CONFIG_SYS_IDE_MAXBUS 1 /* IDE bus */ | |
163 | #define CONFIG_SYS_IDE_MAXDEVICE 1 | |
164 | #define CONFIG_SYS_ATA_BASE_ADDR 0xb4000000 | |
165 | #define CONFIG_SYS_ATA_STRIDE 2 /* 1bit shift */ | |
166 | #define CONFIG_SYS_ATA_DATA_OFFSET 0x1000 /* data reg offset */ | |
167 | #define CONFIG_SYS_ATA_REG_OFFSET 0x1000 /* reg offset */ | |
168 | #define CONFIG_SYS_ATA_ALT_OFFSET 0x800 /* alternate register offset */ | |
f2a37fcd | 169 | #define CONFIG_IDE_SWAP_IO |
c133c1fb YG |
170 | #endif /* CONFIG_CMD_IDE */ |
171 | ||
172 | #endif /* __R7780RP_H */ |