]>
Commit | Line | Data |
---|---|---|
be1d5e03 | 1 | /* |
2 | * (C) Copyright 2015 Rockchip Electronics Co., Ltd | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | #ifndef __CONFIG_RK3036_COMMON_H | |
7 | #define __CONFIG_RK3036_COMMON_H | |
8 | ||
9 | #include <asm/arch/hardware.h> | |
10 | ||
11 | #define CONFIG_SYS_NO_FLASH | |
12 | #define CONFIG_NR_DRAM_BANKS 1 | |
13 | #define CONFIG_ENV_IS_NOWHERE | |
14 | #define CONFIG_ENV_SIZE 0x2000 | |
15 | #define CONFIG_SYS_MAXARGS 16 | |
16 | #define CONFIG_BAUDRATE 115200 | |
17 | #define CONFIG_SYS_MALLOC_LEN (32 << 20) | |
18 | #define CONFIG_SYS_CBSIZE 1024 | |
19 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
20 | #define CONFIG_SYS_THUMB_BUILD | |
21 | #define CONFIG_DISPLAY_BOARDINFO | |
22 | ||
23 | #define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000) | |
24 | #define CONFIG_SYS_TIMER_BASE 0x200440a0 /* TIMER5 */ | |
25 | #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8) | |
26 | ||
9b205198 SG |
27 | #define CONFIG_SPL_SERIAL_SUPPORT |
28 | ||
be1d5e03 | 29 | #define CONFIG_SYS_NS16550 |
30 | #define CONFIG_SYS_NS16550_MEM32 | |
31 | ||
be1d5e03 | 32 | #define CONFIG_SYS_TEXT_BASE 0x60000000 |
33 | #define CONFIG_SYS_INIT_SP_ADDR 0x60100000 | |
34 | #define CONFIG_SYS_LOAD_ADDR 0x60800800 | |
35 | #define CONFIG_SPL_STACK 0x10081fff | |
36 | #define CONFIG_SPL_TEXT_BASE 0x10081004 | |
37 | ||
38 | #define CONFIG_ROCKCHIP_MAX_INIT_SIZE (4 << 10) | |
39 | #define CONFIG_ROCKCHIP_CHIP_TAG "RK30" | |
40 | ||
be1d5e03 | 41 | /* MMC/SD IP block */ |
42 | #define CONFIG_MMC | |
43 | #define CONFIG_GENERIC_MMC | |
be1d5e03 | 44 | #define CONFIG_DWMMC |
45 | #define CONFIG_BOUNCE_BUFFER | |
46 | ||
be1d5e03 | 47 | #define CONFIG_FAT_WRITE |
be1d5e03 | 48 | #define CONFIG_PARTITION_UUIDS |
49 | #define CONFIG_CMD_PART | |
50 | ||
be1d5e03 | 51 | #define CONFIG_SYS_SDRAM_BASE 0x60000000 |
52 | #define CONFIG_NR_DRAM_BANKS 1 | |
53 | #define SDRAM_BANK_SIZE (512UL << 20UL) | |
54 | ||
55 | #define CONFIG_SPI_FLASH | |
56 | #define CONFIG_SPI | |
be1d5e03 | 57 | #define CONFIG_SPI_FLASH_GIGADEVICE |
58 | #define CONFIG_SF_DEFAULT_SPEED 20000000 | |
59 | ||
be1d5e03 | 60 | #ifndef CONFIG_SPL_BUILD |
d2d763fa XZ |
61 | /* usb otg */ |
62 | #define CONFIG_USB_GADGET | |
63 | #define CONFIG_USB_GADGET_DUALSPEED | |
64 | #define CONFIG_USB_GADGET_DWC2_OTG | |
65 | #define CONFIG_USB_GADGET_VBUS_DRAW 0 | |
66 | ||
67 | /* fastboot */ | |
68 | #define CONFIG_CMD_FASTBOOT | |
69 | #define CONFIG_USB_FUNCTION_FASTBOOT | |
70 | #define CONFIG_FASTBOOT_FLASH | |
71 | #define CONFIG_FASTBOOT_FLASH_MMC_DEV 0 | |
72 | #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR | |
73 | #define CONFIG_FASTBOOT_BUF_SIZE 0x08000000 | |
74 | ||
75 | #define CONFIG_USB_GADGET_DOWNLOAD | |
76 | #define CONFIG_G_DNL_MANUFACTURER "Rockchip" | |
77 | #define CONFIG_G_DNL_VENDOR_NUM 0x2207 | |
78 | #define CONFIG_G_DNL_PRODUCT_NUM 0x310a | |
79 | ||
be1d5e03 | 80 | #include <config_distro_defaults.h> |
81 | ||
82 | #define ENV_MEM_LAYOUT_SETTINGS \ | |
83 | "scriptaddr=0x60000000\0" \ | |
84 | "pxefile_addr_r=0x60100000\0" \ | |
85 | "fdt_addr_r=0x61f00000\0" \ | |
86 | "kernel_addr_r=0x62000000\0" \ | |
87 | "ramdisk_addr_r=0x64000000\0" | |
88 | ||
89 | /* First try to boot from SD (index 0), then eMMC (index 1 */ | |
90 | #define BOOT_TARGET_DEVICES(func) \ | |
91 | func(MMC, mmc, 0) \ | |
92 | func(MMC, mmc, 1) | |
93 | ||
94 | #include <config_distro_bootcmd.h> | |
95 | ||
96 | /* Linux fails to load the fdt if it's loaded above 512M on a evb-rk3036 board, | |
97 | * so limit the fdt reallocation to that */ | |
98 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
99 | "fdt_high=0x7fffffff\0" \ | |
100 | ENV_MEM_LAYOUT_SETTINGS \ | |
101 | BOOTENV | |
102 | #endif | |
103 | ||
104 | #endif |