]>
Commit | Line | Data |
---|---|---|
c861fbf7 SG |
1 | /* |
2 | * Copyright (c) 2011 The Chromium OS Authors. | |
1a459660 | 3 | * SPDX-License-Identifier: GPL-2.0+ |
c861fbf7 SG |
4 | */ |
5 | ||
6 | #ifndef __CONFIG_H | |
7 | #define __CONFIG_H | |
8 | ||
e2ee100f SG |
9 | #ifdef FTRACE |
10 | #define CONFIG_TRACE | |
11 | #define CONFIG_CMD_TRACE | |
12 | #define CONFIG_TRACE_BUFFER_SIZE (16 << 20) | |
13 | #define CONFIG_TRACE_EARLY_SIZE (8 << 20) | |
14 | #define CONFIG_TRACE_EARLY | |
15 | #define CONFIG_TRACE_EARLY_ADDR 0x00100000 | |
16 | ||
17 | #endif | |
18 | ||
1c12bcee | 19 | #ifndef CONFIG_SPL_BUILD |
42d3b29d SG |
20 | #define CONFIG_IO_TRACE |
21 | #define CONFIG_CMD_IOTRACE | |
1c12bcee | 22 | #endif |
42d3b29d | 23 | |
9961a0b6 | 24 | #ifndef CONFIG_TIMER |
28c860b2 | 25 | #define CONFIG_SYS_TIMER_RATE 1000000 |
9961a0b6 | 26 | #endif |
28c860b2 | 27 | |
5923c843 SG |
28 | /* |
29 | * Number of bits in a C 'long' on this architecture. Set this to 32 when | |
30 | * building on a 32-bit machine. | |
31 | */ | |
c861fbf7 SG |
32 | #define CONFIG_SANDBOX_BITS_PER_LONG 64 |
33 | ||
7b06b66c | 34 | #define CONFIG_LMB |
07c0cd71 | 35 | #define CONFIG_ANDROID_BOOT_IMAGE |
7b06b66c | 36 | |
a33aca10 | 37 | #define CONFIG_CMD_PCI |
a33aca10 SG |
38 | #define CONFIG_CMD_IO |
39 | ||
10fc1218 | 40 | #define CONFIG_FS_FAT |
79444955 | 41 | #define CONFIG_FAT_WRITE |
10fc1218 SG |
42 | #define CONFIG_FS_EXT4 |
43 | #define CONFIG_EXT4_WRITE | |
782b9780 SG |
44 | #define CONFIG_CMD_CBFS |
45 | #define CONFIG_CMD_CRAMFS | |
f4d8de48 | 46 | #define CONFIG_HOST_MAX_DEVICES 4 |
10fc1218 | 47 | |
c861fbf7 | 48 | /* |
b53e94b1 | 49 | * Size of malloc() pool, before and after relocation |
c861fbf7 | 50 | */ |
b53e94b1 | 51 | #define CONFIG_MALLOC_F_ADDR 0x0010000 |
9f604425 | 52 | #define CONFIG_SYS_MALLOC_LEN (32 << 20) /* 32MB */ |
c861fbf7 | 53 | |
c861fbf7 SG |
54 | #define CONFIG_SYS_LONGHELP /* #undef to save memory */ |
55 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
56 | ||
57 | /* Print Buffer Size */ | |
58 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
59 | #define CONFIG_SYS_MAXARGS 16 | |
60 | ||
61 | /* turn on command-line edit/c/auto */ | |
62 | #define CONFIG_CMDLINE_EDITING | |
63 | #define CONFIG_COMMAND_HISTORY | |
ed0fc4b1 | 64 | #define CONFIG_AUTO_COMPLETE |
c861fbf7 SG |
65 | |
66 | #define CONFIG_ENV_SIZE 8192 | |
67 | #define CONFIG_ENV_IS_NOWHERE | |
68 | ||
5e74934d | 69 | /* SPI - enable all SPI flash types for testing purposes */ |
ca9a5019 | 70 | #define CONFIG_CMD_SF_TEST |
ca9a5019 | 71 | |
ac395f08 | 72 | #define CONFIG_I2C_EDID |
ac395f08 | 73 | |
c861fbf7 | 74 | /* Memory things - we don't really want a memory test */ |
ecdbf419 SG |
75 | #define CONFIG_SYS_LOAD_ADDR 0x00000000 |
76 | #define CONFIG_SYS_MEMTEST_START 0x00100000 | |
c861fbf7 | 77 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1000) |
2c072c95 SG |
78 | #define CONFIG_SYS_FDT_LOAD_ADDR 0x100 |
79 | ||
80 | #define CONFIG_PHYSMEM | |
c861fbf7 SG |
81 | |
82 | /* Size of our emulated memory */ | |
a733b06b | 83 | #define CONFIG_SYS_SDRAM_BASE 0 |
c861fbf7 | 84 | #define CONFIG_SYS_SDRAM_SIZE (128 << 20) |
a733b06b SG |
85 | #define CONFIG_SYS_TEXT_BASE 0 |
86 | #define CONFIG_SYS_MONITOR_BASE 0 | |
87 | #define CONFIG_NR_DRAM_BANKS 1 | |
c861fbf7 SG |
88 | |
89 | #define CONFIG_BAUDRATE 115200 | |
90 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ | |
91 | 115200} | |
c861fbf7 | 92 | |
c861fbf7 | 93 | /* include default commands */ |
791a9f67 SS |
94 | #include <config_distro_defaults.h> |
95 | ||
96 | #define BOOT_TARGET_DEVICES(func) \ | |
97 | func(HOST, host, 1) \ | |
98 | func(HOST, host, 0) | |
99 | ||
ebaa832e SS |
100 | #define CONFIG_BOOTCOMMAND "" |
101 | ||
791a9f67 | 102 | #include <config_distro_bootcmd.h> |
c861fbf7 | 103 | |
1f5bc524 JH |
104 | #define CONFIG_KEEP_SERVERADDR |
105 | #define CONFIG_UDP_CHECKSUM | |
1f5bc524 | 106 | #define CONFIG_TIMESTAMP |
f3e0c374 JH |
107 | #define CONFIG_BOOTP_DNS |
108 | #define CONFIG_BOOTP_DNS2 | |
f3e0c374 JH |
109 | #define CONFIG_BOOTP_SEND_HOSTNAME |
110 | #define CONFIG_BOOTP_SERVERIP | |
f3e0c374 | 111 | #define CONFIG_IP_DEFRAG |
c861fbf7 | 112 | |
791a9f67 | 113 | /* Can't boot elf images */ |
791a9f67 | 114 | |
ecdbf419 SG |
115 | #define CONFIG_CMD_HASH |
116 | #define CONFIG_HASH_VERIFY | |
117 | #define CONFIG_SHA1 | |
118 | #define CONFIG_SHA256 | |
119 | ||
e40753b2 SG |
120 | #define CONFIG_CMD_SANDBOX |
121 | ||
7acdf781 JH |
122 | #define CONFIG_CMD_ENV_FLAGS |
123 | #define CONFIG_CMD_ENV_CALLBACK | |
7acdf781 | 124 | |
c861fbf7 SG |
125 | #define CONFIG_BOOTARGS "" |
126 | ||
ad0e4639 | 127 | #ifndef SANDBOX_NO_SDL |
2c072c95 | 128 | #define CONFIG_SANDBOX_SDL |
ad0e4639 SG |
129 | #endif |
130 | ||
131 | /* LCD and keyboard require SDL support */ | |
132 | #ifdef CONFIG_SANDBOX_SDL | |
2c072c95 | 133 | #define CONFIG_CMD_BMP |
2c072c95 | 134 | #define LCD_BPP LCD_COLOR16 |
0156444c | 135 | #define CONFIG_LCD_BMP_RLE8 |
747440d0 SG |
136 | #define CONFIG_VIDEO_BMP_RLE8 |
137 | #define CONFIG_SPLASH_SCREEN_ALIGN | |
2c072c95 | 138 | |
ad0e4639 SG |
139 | #define CONFIG_KEYBOARD |
140 | ||
460a7172 | 141 | #define SANDBOX_SERIAL_SETTINGS "stdin=serial,cros-ec-keyb,usbkbd\0" \ |
f1a1247d SG |
142 | "stdout=serial,vidconsole\0" \ |
143 | "stderr=serial,vidconsole\0" | |
ad0e4639 | 144 | #else |
3ea143ab | 145 | #define SANDBOX_SERIAL_SETTINGS "stdin=serial\0" \ |
f1a1247d SG |
146 | "stdout=serial,vidconsole\0" \ |
147 | "stderr=serial,vidconsole\0" | |
ad0e4639 | 148 | #endif |
c861fbf7 | 149 | |
3ea143ab JH |
150 | #define SANDBOX_ETH_SETTINGS "ethaddr=00:00:11:22:33:44\0" \ |
151 | "eth1addr=00:00:11:22:33:45\0" \ | |
71d7971f BM |
152 | "eth3addr=00:00:11:22:33:46\0" \ |
153 | "eth5addr=00:00:11:22:33:47\0" \ | |
3ea143ab JH |
154 | "ipaddr=1.2.3.4\0" |
155 | ||
791a9f67 SS |
156 | #define MEM_LAYOUT_ENV_SETTINGS \ |
157 | "bootm_size=0x10000000\0" \ | |
158 | "kernel_addr_r=0x1000000\0" \ | |
159 | "fdt_addr_r=0xc00000\0" \ | |
160 | "ramdisk_addr_r=0x2000000\0" \ | |
161 | "scriptaddr=0x1000\0" \ | |
162 | "pxefile_addr_r=0x2000\0" | |
163 | ||
164 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
165 | SANDBOX_SERIAL_SETTINGS \ | |
166 | SANDBOX_ETH_SETTINGS \ | |
167 | BOOTENV \ | |
168 | MEM_LAYOUT_ENV_SETTINGS | |
3ea143ab | 169 | |
3153e915 KC |
170 | #define CONFIG_GZIP_COMPRESSED |
171 | #define CONFIG_BZIP2 | |
172 | #define CONFIG_LZO | |
173 | #define CONFIG_LZMA | |
174 | ||
def23217 | 175 | #define CONFIG_CMD_LZMADEC |
8e7083fc | 176 | #define CONFIG_CMD_DATE |
def23217 | 177 | |
1c12bcee | 178 | #ifndef CONFIG_SPL_BUILD |
74c6dc14 SG |
179 | #define CONFIG_CMD_IDE |
180 | #define CONFIG_SYS_IDE_MAXBUS 1 | |
181 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0 | |
182 | #define CONFIG_SYS_IDE_MAXDEVICE 2 | |
183 | #define CONFIG_SYS_ATA_BASE_ADDR 0x100 | |
184 | #define CONFIG_SYS_ATA_DATA_OFFSET 0 | |
185 | #define CONFIG_SYS_ATA_REG_OFFSET 1 | |
186 | #define CONFIG_SYS_ATA_ALT_OFFSET 2 | |
187 | #define CONFIG_SYS_ATA_STRIDE 4 | |
1c12bcee | 188 | #endif |
74c6dc14 | 189 | |
e8c0a250 SG |
190 | #define CONFIG_SCSI |
191 | #define CONFIG_SCSI_AHCI_PLAT | |
192 | #define CONFIG_SYS_SCSI_MAX_DEVICE 2 | |
193 | #define CONFIG_SYS_SCSI_MAX_SCSI_ID 8 | |
194 | #define CONFIG_SYS_SCSI_MAX_LUN 4 | |
195 | ||
199a1201 SG |
196 | #define CONFIG_CMD_SATA |
197 | #define CONFIG_SYS_SATA_MAX_DEVICE 2 | |
198 | ||
cd995a8a SG |
199 | #define CONFIG_SYSTEMACE |
200 | #define CONFIG_SYS_SYSTEMACE_WIDTH 16 | |
201 | #define CONFIG_SYS_SYSTEMACE_BASE 0 | |
202 | ||
c861fbf7 | 203 | #endif |