]>
Commit | Line | Data |
---|---|---|
9453967e AT |
1 | /* |
2 | * Copyright (C) 2009 | |
3 | * Albin Tonnerre, Free Electrons <albin.tonnerre@free-electrons.com> | |
4 | * | |
5 | * Configuation settings for the Calao SBC35-A9G20 board | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
9453967e AT |
8 | */ |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
6785c7c8 TP |
13 | /* SoC type is defined in boards.cfg */ |
14 | #include <asm/hardware.h> | |
15 | #include <asm/sizes.h> | |
425de62d | 16 | |
6785c7c8 | 17 | #if defined(CONFIG_SYS_USE_NANDFLASH) |
9453967e AT |
18 | #define CONFIG_ENV_IS_IN_NAND |
19 | #else | |
20 | #define CONFIG_ENV_IS_IN_EEPROM | |
21 | #endif | |
22 | ||
204ab93f AG |
23 | #define MACH_TYPE_SBC35_A9G20 1848 |
24 | #define CONFIG_MACH_TYPE MACH_TYPE_SBC35_A9G20 | |
25 | ||
9453967e | 26 | /* ARM asynchronous clock */ |
6785c7c8 | 27 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */ |
7c966a8b | 28 | #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12.000 MHz crystal */ |
6785c7c8 | 29 | #define CONFIG_SYS_HZ 1000 |
9453967e AT |
30 | |
31 | #define CONFIG_ARCH_CPU_INIT | |
9453967e | 32 | |
6785c7c8 TP |
33 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
34 | #define CONFIG_SETUP_MEMORY_TAGS | |
35 | #define CONFIG_INITRD_TAG | |
9453967e | 36 | #define CONFIG_SKIP_LOWLEVEL_INIT |
9453967e | 37 | |
6785c7c8 TP |
38 | /* GPIO */ |
39 | #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ | |
40 | #define CONFIG_AT91_GPIO | |
41 | ||
42 | /* Serial */ | |
9453967e | 43 | #define CONFIG_ATMEL_USART |
6785c7c8 TP |
44 | #define CONFIG_USART_BASE ATMEL_BASE_DBGU |
45 | #define CONFIG_USART_ID ATMEL_ID_SYS | |
46 | #define CONFIG_BAUDRATE 115200 | |
9453967e AT |
47 | |
48 | #define CONFIG_BOOTDELAY 3 | |
49 | ||
50 | /* | |
51 | * BOOTP options | |
52 | */ | |
6785c7c8 TP |
53 | #define CONFIG_BOOTP_BOOTFILESIZE |
54 | #define CONFIG_BOOTP_BOOTPATH | |
55 | #define CONFIG_BOOTP_GATEWAY | |
56 | #define CONFIG_BOOTP_HOSTNAME | |
9453967e AT |
57 | |
58 | /* | |
59 | * Command line configuration. | |
60 | */ | |
61 | #include <config_cmd_default.h> | |
62 | #undef CONFIG_CMD_BDI | |
63 | #undef CONFIG_CMD_FPGA | |
64 | #undef CONFIG_CMD_IMI | |
65 | #undef CONFIG_CMD_IMLS | |
66 | #undef CONFIG_CMD_LOADS | |
67 | #undef CONFIG_CMD_SOURCE | |
68 | ||
6785c7c8 TP |
69 | #define CONFIG_CMD_PING |
70 | #define CONFIG_CMD_DHCP | |
71 | #define CONFIG_CMD_USB | |
9453967e AT |
72 | |
73 | /* SDRAM */ | |
74 | #define CONFIG_NR_DRAM_BANKS 1 | |
6785c7c8 TP |
75 | #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1 |
76 | #define CONFIG_SYS_SDRAM_SIZE 0x04000000 /* 64 megs */ | |
77 | #define CONFIG_SYS_INIT_SP_ADDR (ATMEL_BASE_SRAM1 + 0x1000 - \ | |
78 | GENERATED_GBL_DATA_SIZE) | |
9453967e AT |
79 | |
80 | /* SPI EEPROM */ | |
81 | #define CONFIG_SPI | |
82 | #define CONFIG_CMD_SPI | |
83 | #define CONFIG_ATMEL_SPI | |
84 | #define CONFIG_SYS_SPI_WRITE_TOUT (5 * CONFIG_SYS_HZ) | |
85 | ||
86 | #define CONFIG_CMD_EEPROM | |
87 | #define CONFIG_SPI_M95XXX | |
88 | #define CONFIG_SYS_EEPROM_SIZE 0x10000 | |
89 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 | |
90 | ||
91 | /* SPI RTC */ | |
92 | #define CONFIG_CMD_DATE | |
93 | #define CONFIG_RTC_M41T94 | |
94 | #define CONFIG_M41T94_SPI_BUS 0 | |
95 | #define CONFIG_M41T94_SPI_CS 0 | |
96 | ||
97 | /* NAND flash */ | |
98 | #define CONFIG_CMD_NAND | |
99 | #define CONFIG_NAND_ATMEL | |
100 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
101 | #define CONFIG_SYS_NAND_BASE 0x40000000 | |
6785c7c8 | 102 | #define CONFIG_SYS_NAND_DBW_8 |
9453967e AT |
103 | /* our ALE is AD21 */ |
104 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
105 | /* our CLE is AD22 */ | |
106 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
107 | #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 | |
108 | #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13 | |
109 | ||
110 | /* NOR flash - no real flash on this board */ | |
111 | #define CONFIG_SYS_NO_FLASH 1 | |
112 | ||
113 | /* Ethernet */ | |
6785c7c8 TP |
114 | #define CONFIG_MACB |
115 | #define CONFIG_RMII | |
9453967e | 116 | #define CONFIG_NET_RETRY_COUNT 20 |
6785c7c8 TP |
117 | #define CONFIG_RESET_PHY_R |
118 | #define CONFIG_MACB_SEARCH_PHY | |
9453967e AT |
119 | |
120 | /* USB */ | |
121 | #define CONFIG_USB_ATMEL | |
6785c7c8 TP |
122 | #define CONFIG_USB_OHCI_NEW |
123 | #define CONFIG_DOS_PARTITION | |
124 | #define CONFIG_SYS_USB_OHCI_CPU_INIT | |
9453967e AT |
125 | #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9260_UHP_BASE */ |
126 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260" | |
127 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2 | |
6785c7c8 TP |
128 | #define CONFIG_USB_STORAGE |
129 | #define CONFIG_CMD_FAT | |
9453967e AT |
130 | |
131 | #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ | |
132 | ||
6785c7c8 | 133 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE |
9453967e AT |
134 | #define CONFIG_SYS_MEMTEST_END 0x23e00000 |
135 | ||
136 | /* Env in EEPROM, bootstrap + u-boot in NAND*/ | |
137 | #ifdef CONFIG_ENV_IS_IN_EEPROM | |
138 | #define CONFIG_ENV_OFFSET 0x20 | |
139 | #define CONFIG_ENV_SIZE 0x1000 | |
140 | #endif | |
141 | ||
142 | /* Env, bootstrap and u-boot in NAND */ | |
143 | #ifdef CONFIG_ENV_IS_IN_NAND | |
144 | #define CONFIG_ENV_OFFSET 0x60000 | |
145 | #define CONFIG_ENV_OFFSET_REDUND 0x80000 | |
146 | #define CONFIG_ENV_SIZE 0x20000 | |
147 | #endif | |
148 | ||
149 | #define CONFIG_BOOTCOMMAND "nboot 0x21000000 0 400000" | |
150 | #define CONFIG_BOOTARGS "console=ttyS0,115200 " \ | |
151 | "root=/dev/mtdblock1 " \ | |
152 | "mtdparts=atmel_nand:16M(kernel)ro," \ | |
153 | "120M(rootfs),-(other) " \ | |
154 | "rw rootfstype=jffs2" | |
155 | ||
9453967e AT |
156 | |
157 | #define CONFIG_SYS_PROMPT "U-Boot> " | |
158 | #define CONFIG_SYS_CBSIZE 256 | |
159 | #define CONFIG_SYS_MAXARGS 16 | |
160 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
161 | #define CONFIG_SYS_LONGHELP 1 | |
162 | #define CONFIG_CMDLINE_EDITING 1 | |
163 | ||
164 | /* | |
165 | * Size of malloc() pool | |
166 | */ | |
167 | #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128 * 1024, 0x1000) | |
9453967e AT |
168 | |
169 | #endif |