]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
8e9c897b YS |
2 | /* |
3 | * Configuation settings for the sh7757lcr board | |
4 | * | |
5 | * Copyright (C) 2011 Renesas Solutions Corp. | |
8e9c897b YS |
6 | */ |
7 | ||
8 | #ifndef __SH7757LCR_H | |
9 | #define __SH7757LCR_H | |
10 | ||
8e9c897b | 11 | #define CONFIG_CPU_SH7757 1 |
3ed81645 | 12 | #define CONFIG_SH7757LCR_DDR_ECC 1 |
8e9c897b | 13 | |
18a40e84 | 14 | #define CONFIG_DISPLAY_BOARDINFO |
8e9c897b YS |
15 | |
16 | /* MEMORY */ | |
17 | #define SH7757LCR_SDRAM_BASE (0x80000000) | |
18 | #define SH7757LCR_SDRAM_SIZE (240 * 1024 * 1024) | |
19 | #define SH7757LCR_SDRAM_ECC_SETTING 0x0f000000 /* 240MByte */ | |
20 | #define SH7757LCR_SDRAM_DVC_SIZE (16 * 1024 * 1024) | |
21 | ||
8e9c897b | 22 | #define CONFIG_SYS_PBSIZE 256 |
8e9c897b YS |
23 | #define CONFIG_SYS_BAUDRATE_TABLE { 115200 } |
24 | ||
25 | /* SCIF */ | |
8e9c897b | 26 | #define CONFIG_CONS_SCIF2 1 |
8e9c897b YS |
27 | |
28 | #define CONFIG_SYS_MEMTEST_START (SH7757LCR_SDRAM_BASE) | |
29 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \ | |
30 | 224 * 1024 * 1024) | |
8e9c897b YS |
31 | #undef CONFIG_SYS_MEMTEST_SCRATCH |
32 | #undef CONFIG_SYS_LOADS_BAUD_CHANGE | |
33 | ||
34 | #define CONFIG_SYS_SDRAM_BASE (SH7757LCR_SDRAM_BASE) | |
35 | #define CONFIG_SYS_SDRAM_SIZE (SH7757LCR_SDRAM_SIZE) | |
36 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \ | |
37 | (128 + 16) * 1024 * 1024) | |
38 | ||
39 | #define CONFIG_SYS_MONITOR_BASE 0x00000000 | |
40 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) | |
41 | #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024) | |
42 | #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) | |
43 | ||
8e9c897b | 44 | /* Ether */ |
8e9c897b YS |
45 | #define CONFIG_SH_ETHER_USE_PORT 0 |
46 | #define CONFIG_SH_ETHER_PHY_ADDR 1 | |
47 | #define CONFIG_SH_ETHER_CACHE_WRITEBACK 1 | |
0c2a37a5 YS |
48 | #define CONFIG_BITBANGMII |
49 | #define CONFIG_BITBANGMII_MULTI | |
a80a6619 | 50 | #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII |
8e9c897b YS |
51 | |
52 | #define SH7757LCR_ETHERNET_MAC_BASE_SPI 0x000b0000 | |
53 | #define SH7757LCR_SPI_SECTOR_SIZE (64 * 1024) | |
54 | #define SH7757LCR_ETHERNET_MAC_BASE SH7757LCR_ETHERNET_MAC_BASE_SPI | |
55 | #define SH7757LCR_ETHERNET_MAC_SIZE 17 | |
56 | #define SH7757LCR_ETHERNET_NUM_CH 2 | |
8e9c897b YS |
57 | |
58 | /* Gigabit Ether */ | |
59 | #define SH7757LCR_GIGA_ETHERNET_NUM_CH 2 | |
60 | ||
61 | /* SPI */ | |
8e9c897b | 62 | #define CONFIG_SH_SPI_BASE 0xfe002000 |
8e9c897b | 63 | |
566f63d5 | 64 | /* MMCIF */ |
566f63d5 YS |
65 | #define CONFIG_SH_MMCIF_ADDR 0xffcb0000 |
66 | #define CONFIG_SH_MMCIF_CLK 48000000 | |
67 | ||
8e9c897b YS |
68 | /* SH7757 board */ |
69 | #define SH7757LCR_SDRAM_PHYS_TOP 0x40000000 | |
70 | #define SH7757LCR_GRA_OFFSET 0x1f000000 | |
71 | #define SH7757LCR_PCIEBRG_ADDR_B0 0x000a0000 | |
72 | #define SH7757LCR_PCIEBRG_SIZE_B0 (64 * 1024) | |
73 | #define SH7757LCR_PCIEBRG_ADDR 0x00090000 | |
74 | #define SH7757LCR_PCIEBRG_SIZE (96 * 1024) | |
75 | ||
76 | /* ENV setting */ | |
8e9c897b YS |
77 | #define CONFIG_ENV_SECT_SIZE (64 * 1024) |
78 | #define CONFIG_ENV_ADDR (0x00080000) | |
79 | #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR) | |
80 | #define CONFIG_ENV_OVERWRITE 1 | |
81 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) | |
82 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) | |
83 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
84 | "netboot=bootp; bootm\0" | |
85 | ||
86 | /* Board Clock */ | |
87 | #define CONFIG_SYS_CLK_FREQ 48000000 | |
684a501e | 88 | #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ |
8e9c897b | 89 | #endif /* __SH7757LCR_H */ |