]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/smartweb.h
Convert CONFIG_SPL_LIBGENERIC_SUPPORT to Kconfig
[people/ms/u-boot.git] / include / configs / smartweb.h
CommitLineData
3b5df50e
HS
1/*
2 * (C) Copyright 2007-2008
3 * Stelian Pop <stelian@popies.net>
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * (C) Copyright 2010
7 * Achim Ehrlich <aehrlich@taskit.de>
8 * taskit GmbH <www.taskit.de>
9 *
10 * (C) Copyright 2012
11 * Markus Hubig <mhubig@imko.de>
12 * IMKO GmbH <www.imko.de>
13 *
14 * (C) Copyright 2014
15 * Heiko Schocher <hs@denx.de>
16 * DENX Software Engineering GmbH
17 *
18 * Configuation settings for the smartweb.
19 *
20 * SPDX-License-Identifier: GPL-2.0+
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26/*
27 * SoC must be defined first, before hardware.h is included.
28 * In this case SoC is defined in boards.cfg.
29 */
30#include <asm/hardware.h>
e8b81eef 31#include <linux/sizes.h>
3b5df50e
HS
32
33/*
34 * Warning: changing CONFIG_SYS_TEXT_BASE requires adapting the initial boot
35 * program. Since the linker has to swallow that define, we must use a pure
36 * hex number here!
37 */
38#define CONFIG_SYS_TEXT_BASE 0x23000000
39
40/* ARM asynchronous clock */
41#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
42#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* 18.432MHz crystal */
43
44/* misc settings */
45#define CONFIG_CMDLINE_TAG /* pass commandline to Kernel */
46#define CONFIG_SETUP_MEMORY_TAGS /* pass memory defs to kernel */
47#define CONFIG_INITRD_TAG /* pass initrd param to kernel */
13ee7890 48#define CONFIG_SKIP_LOWLEVEL_INIT_ONLY /* U-Boot is loaded by a bootloader */
3b5df50e
HS
49#define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f() */
50#define CONFIG_DISPLAY_CPUINFO /* display CPU Info at startup */
51
b96fd825
MM
52/* We set the max number of command args high to avoid HUSH bugs. */
53#define CONFIG_SYS_MAXARGS 32
54
3b5df50e 55/* setting board specific options */
b96fd825
MM
56#define CONFIG_MACH_TYPE MACH_TYPE_SMARTWEB
57#define CONFIG_AUTO_COMPLETE
58#define CONFIG_ENV_OVERWRITE 1 /* Overwrite ethaddr / serial# */
3b5df50e 59#define CONFIG_AUTO_COMPLETE
b96fd825
MM
60#define CONFIG_SYS_AUTOLOAD "yes"
61#define CONFIG_RESET_TO_RETRY
3b5df50e
HS
62
63/* The LED PINs */
64#define CONFIG_RED_LED AT91_PIN_PA9
65#define CONFIG_GREEN_LED AT91_PIN_PA6
66
67/*
68 * SDRAM: 1 bank, 64 MB, base address 0x20000000
69 * Already initialized before u-boot gets started.
70 */
71#define CONFIG_NR_DRAM_BANKS 1
72#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
e8b81eef 73#define CONFIG_SYS_SDRAM_SIZE (64 * SZ_1M)
3b5df50e
HS
74
75/*
76 * Perform a SDRAM Memtest from the start of SDRAM
77 * till the beginning of the U-Boot position in RAM.
78 */
79#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
80#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
81
82/* Size of malloc() pool */
83#define CONFIG_SYS_MALLOC_LEN \
e8b81eef 84 ROUND(3 * CONFIG_ENV_SIZE + (4 * SZ_1M), 0x1000)
3b5df50e
HS
85
86/* NAND flash settings */
87#define CONFIG_NAND_ATMEL
88#define CONFIG_SYS_NO_FLASH
89#define CONFIG_SYS_MAX_NAND_DEVICE 1
90#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
91#define CONFIG_SYS_NAND_DBW_8
92#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
93#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
94#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
95#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
96
97#define CONFIG_CMD_MTDPARTS
98#define CONFIG_MTD_DEVICE
99#define MTDIDS_NAME_STR "atmel_nand"
100#define MTDIDS_DEFAULT "nand0=" MTDIDS_NAME_STR
101#define MTDPARTS_DEFAULT "mtdparts=" MTDIDS_NAME_STR ":" \
102 "128k(Bootstrap)," \
103 "896k(U-Boot)," \
104 "512k(ENV0)," \
105 "512k(ENV1)," \
106 "4M(Linux)," \
107 "-(Root-FS)"
108
109/* general purpose I/O */
110#define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
111#define CONFIG_AT91_GPIO /* enable the GPIO features */
112#define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
113
114/* serial console */
115#define CONFIG_ATMEL_USART
116#define CONFIG_USART_BASE ATMEL_BASE_DBGU
117#define CONFIG_USART_ID ATMEL_ID_SYS
118#define CONFIG_BAUDRATE 115200
119
120/*
121 * Ethernet configuration
122 *
123 */
124#define CONFIG_MACB
a212b66d 125#define CONFIG_PHYLIB
aca5d083
HS
126#define CONFIG_USB_HOST_ETHER
127#define CONFIG_USB_ETHER_ASIX
128#define CONFIG_USB_ETHER_MCS7830
3b5df50e
HS
129#define CONFIG_RMII /* use reduced MII inteface */
130#define CONFIG_NET_RETRY_COUNT 20 /* # of DHCP/BOOTP retries */
131#define CONFIG_AT91_WANTS_COMMON_PHY
132
133/* BOOTP and DHCP options */
134#define CONFIG_BOOTP_BOOTFILESIZE
135#define CONFIG_BOOTP_BOOTPATH
136#define CONFIG_BOOTP_GATEWAY
137#define CONFIG_BOOTP_HOSTNAME
138#define CONFIG_NFSBOOTCOMMAND \
139 "setenv autoload yes; setenv autoboot yes; " \
140 "setenv bootargs ${basicargs} ${mtdparts} " \
141 "root=/dev/nfs ip=dhcp nfsroot=${serverip}:/srv/nfs/rootfs; " \
142 "dhcp"
143
144/* Enable the watchdog */
145#define CONFIG_AT91SAM9_WATCHDOG
146#if !defined(CONFIG_SPL_BUILD)
147#define CONFIG_HW_WATCHDOG
148#endif
149#define CONFIG_AT91_HW_WDT_TIMEOUT 15
150
151#if !defined(CONFIG_SPL_BUILD)
152/* USB configuration */
153#define CONFIG_USB_ATMEL
154#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
155#define CONFIG_USB_OHCI_NEW
3b5df50e
HS
156#define CONFIG_SYS_USB_OHCI_CPU_INIT
157#define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_UHP_BASE
158#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
159#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
e8b81eef 160
e8b81eef
HS
161/* USB DFU support */
162#define CONFIG_CMD_MTDPARTS
163#define CONFIG_MTD_DEVICE
164#define CONFIG_MTD_PARTITIONS
165
e8b81eef
HS
166#define CONFIG_USB_GADGET_AT91
167
168/* DFU class support */
e8b81eef
HS
169#define CONFIG_USB_FUNCTION_DFU
170#define CONFIG_DFU_NAND
e8b81eef
HS
171#define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_1M
172#define DFU_MANIFEST_POLL_TIMEOUT 25000
3b5df50e
HS
173#endif
174
175/* General Boot Parameter */
3b5df50e 176#define CONFIG_BOOTCOMMAND "run flashboot"
3b5df50e 177#define CONFIG_SYS_CBSIZE 512
3b5df50e
HS
178#define CONFIG_SYS_PBSIZE \
179 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
180#define CONFIG_SYS_LONGHELP
181#define CONFIG_CMDLINE_EDITING
182
183/*
184 * RAM Memory address where to put the
185 * Linux Kernel befor starting.
186 */
187#define CONFIG_SYS_LOAD_ADDR 0x22000000
188
189/*
190 * The NAND Flash partitions:
191 */
192#define CONFIG_ENV_IS_IN_NAND
193#define CONFIG_ENV_OFFSET (0x100000)
194#define CONFIG_ENV_OFFSET_REDUND (0x180000)
e8b81eef
HS
195#define CONFIG_ENV_RANGE (SZ_512K)
196#define CONFIG_ENV_SIZE (SZ_128K)
3b5df50e
HS
197
198/*
199 * Predefined environment variables.
200 * Usefull to define some easy to use boot commands.
201 */
202#define CONFIG_EXTRA_ENV_SETTINGS \
203 \
204 "basicargs=console=ttyS0,115200\0" \
205 \
206 "mtdparts="MTDPARTS_DEFAULT"\0"
207
208/* Command line & features configuration */
3b5df50e
HS
209
210#define CONFIG_CMD_NAND
3b5df50e
HS
211
212#ifdef CONFIG_MACB
3b5df50e 213#else
3b5df50e
HS
214#endif /* CONFIG_MACB */
215
3b5df50e
HS
216#ifdef CONFIG_SPL_BUILD
217#define CONFIG_SYS_INIT_SP_ADDR 0x301000
218#define CONFIG_SPL_STACK_R
219#define CONFIG_SPL_STACK_R_ADDR CONFIG_SYS_TEXT_BASE
220#else
221/*
222 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
223 * leaving the correct space for initial global data structure above that
224 * address while providing maximum stack area below.
225 */
226#define CONFIG_SYS_INIT_SP_ADDR \
227 (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE)
228#endif
229
3b5df50e
HS
230/* Defines for SPL */
231#define CONFIG_SPL_FRAMEWORK
232#define CONFIG_SPL_TEXT_BASE 0x0
e8b81eef 233#define CONFIG_SPL_MAX_SIZE (SZ_4K)
3b5df50e
HS
234
235#define CONFIG_SPL_BSS_START_ADDR CONFIG_SYS_SDRAM_BASE
e8b81eef 236#define CONFIG_SPL_BSS_MAX_SIZE (SZ_16K)
3b5df50e
HS
237#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
238 CONFIG_SPL_BSS_MAX_SIZE)
239#define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
240#define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
241
3b5df50e 242#define CONFIG_SPL_BOARD_INIT
3b5df50e
HS
243#define CONFIG_SYS_NAND_ENABLE_PIN_SPL (2*32 + 14)
244#define CONFIG_SPL_NAND_SUPPORT
245#define CONFIG_SYS_USE_NANDFLASH 1
246#define CONFIG_SPL_NAND_DRIVERS
247#define CONFIG_SPL_NAND_BASE
248#define CONFIG_SPL_NAND_ECC
249#define CONFIG_SPL_NAND_RAW_ONLY
250#define CONFIG_SPL_NAND_SOFTECC
251#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
e8b81eef 252#define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K
3b5df50e
HS
253#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
254#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
255#define CONFIG_SYS_NAND_5_ADDR_CYCLE
256
e8b81eef
HS
257#define CONFIG_SYS_NAND_SIZE (SZ_256M)
258#define CONFIG_SYS_NAND_PAGE_SIZE SZ_2K
259#define CONFIG_SYS_NAND_BLOCK_SIZE (SZ_128K)
3b5df50e
HS
260#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
261 CONFIG_SYS_NAND_PAGE_SIZE)
262#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
263#define CONFIG_SYS_NAND_ECCSIZE 256
264#define CONFIG_SYS_NAND_ECCBYTES 3
265#define CONFIG_SYS_NAND_OOBSIZE 64
266#define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
267 48, 49, 50, 51, 52, 53, 54, 55, \
268 56, 57, 58, 59, 60, 61, 62, 63, }
269
270#define CONFIG_SPL_ATMEL_SIZE
271#define CONFIG_SYS_MASTER_CLOCK (198656000/2)
272#define AT91_PLL_LOCK_TIMEOUT 1000000
273#define CONFIG_SYS_AT91_PLLA 0x2060bf09
274#define CONFIG_SYS_MCKR 0x100
275#define CONFIG_SYS_MCKR_CSS (0x02 | CONFIG_SYS_MCKR)
276#define CONFIG_SYS_AT91_PLLB 0x10483f0e
277
278#if defined(CONFIG_SPL_BUILD)
279#define CONFIG_SYS_THUMB_BUILD
280#define CONFIG_SYS_ICACHE_OFF
281#define CONFIG_SYS_DCACHE_OFF
282#undef CONFIG_SPL_OS_BOOT /* Not supported by existing map */
283#endif
284#endif /* __CONFIG_H */