]> git.ipfire.org Git - thirdparty/u-boot.git/blame - include/configs/sunxi-common.h
configs: sunxi: licheepi_nano: enable D-Cache
[thirdparty/u-boot.git] / include / configs / sunxi-common.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
cba69eee
IC
2/*
3 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
4 *
5 * (C) Copyright 2007-2011
6 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
7 * Tom Cubie <tangliang@allwinnertech.com>
8 *
9 * Configuration settings for the Allwinner sunxi series of boards.
cba69eee
IC
10 */
11
12#ifndef _SUNXI_COMMON_CONFIG_H
13#define _SUNXI_COMMON_CONFIG_H
14
daf6d399 15#include <asm/arch/cpu.h>
e049fe28
HG
16#include <linux/stringify.h>
17
cba69eee 18/* Serial & console */
cba69eee
IC
19#define CONFIG_SYS_NS16550_SERIAL
20/* ns16550 reg in the low bits of cpu reg */
2c699fe0
IZ
21#ifdef CONFIG_MACH_SUNIV
22/* suniv doesn't have apb2 and uart is connected to apb1 */
23#define CONFIG_SYS_NS16550_CLK 100000000
24#else
cba69eee 25#define CONFIG_SYS_NS16550_CLK 24000000
2c699fe0 26#endif
4fb60552 27#ifndef CONFIG_DM_SERIAL
1a81cf83
SG
28# define CONFIG_SYS_NS16550_REG_SIZE -4
29# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
30# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
31# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
32# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
33# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
34#endif
cba69eee 35
8a65f69c 36/* CPU */
8a65f69c 37
e049fe28
HG
38/*
39 * The DRAM Base differs between some models. We cannot use macros for the
40 * CONFIG_FOO defines which contain the DRAM base address since they end
41 * up unexpanded in include/autoconf.mk .
42 *
43 * So we have to have this #ifdef #else #endif block for these.
44 */
45#ifdef CONFIG_MACH_SUN9I
46#define SDRAM_OFFSET(x) 0x2##x
47#define CONFIG_SYS_SDRAM_BASE 0x20000000
2c699fe0
IZ
48#elif defined(CONFIG_MACH_SUNIV)
49#define SDRAM_OFFSET(x) 0x8##x
50#define CONFIG_SYS_SDRAM_BASE 0x80000000
e049fe28
HG
51#else
52#define SDRAM_OFFSET(x) 0x4##x
cba69eee 53#define CONFIG_SYS_SDRAM_BASE 0x40000000
c199489f 54/* V3s do not have enough memory to place code at 0x4a000000 */
e049fe28
HG
55#endif
56
77fe9887
HG
57/*
58 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
59 * slightly bigger. Note that it is possible to map the first 32 KiB of the
60 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
61 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
62 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
cadc7c20
IZ
63 * A64 and H5 also has SRAM A1 at 0x00010000, but no magic remap register
64 * is known yet.
65 * H6 has SRAM A1 at 0x00020000.
77fe9887 66 */
cadc7c20
IZ
67#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SUNXI_SRAM_ADDRESS
68/* FIXME: this may be larger on some SoCs */
69#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
cba69eee 70
cba69eee
IC
71#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
72#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
73
e5268616 74#ifdef CONFIG_NAND_SUNXI
a0dfa88b 75#define CONFIG_SYS_NAND_MAX_ECCPOS 1664
4ccae81c 76#define CONFIG_SYS_MAX_NAND_DEVICE 8
960caeba
PZ
77#endif
78
e24ea55c 79/* mmc config */
e24ea55c 80#define CONFIG_MMC_SUNXI_SLOT 0
fb1c43cc 81
ae042beb 82#define CONFIG_SYS_MMC_MAX_DEVICE 4
e24ea55c 83
cba69eee
IC
84/*
85 * Miscellaneous configurable options
86 */
cba69eee 87
cba69eee 88/* standalone support */
e049fe28 89#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
cba69eee 90
cba69eee
IC
91/* FLASH and environment organization */
92
fa5e1020 93#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
cba69eee 94
cadc7c20
IZ
95/*
96 * We cannot use expressions here, because expressions won't be evaluated in
97 * autoconf.mk.
98 */
99#if CONFIG_SUNXI_SRAM_ADDRESS == 0x10000
54522c92
AP
100#ifdef CONFIG_ARM64
101/* end of SRAM A2 for now, as SRAM A1 is pretty tight for an ARM64 build */
102#define LOW_LEVEL_SRAM_STACK 0x00054000
103#else
bc613d85 104#define LOW_LEVEL_SRAM_STACK 0x00018000
54522c92 105#endif /* !CONFIG_ARM64 */
e5715e71 106#elif CONFIG_SUNXI_SRAM_ADDRESS == 0x20000
8ec293e0 107#ifdef CONFIG_MACH_SUN50I_H616
8ec293e0
JS
108#define LOW_LEVEL_SRAM_STACK 0x58000
109#else
e5715e71
IZ
110/* end of SRAM A2 on H6 for now */
111#define LOW_LEVEL_SRAM_STACK 0x00118000
8ec293e0 112#endif
d96ebc46 113#else
bc613d85 114#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
d96ebc46 115#endif
50827a59 116
c26fb9db 117/* Ethernet support */
c26fb9db 118
671f9ad8
AP
119#ifdef CONFIG_ARM64
120/*
121 * Boards seem to come with at least 512MB of DRAM.
122 * The kernel should go at 512K, which is the default text offset (that will
123 * be adjusted at runtime if needed).
124 * There is no compression for arm64 kernels (yet), so leave some space
125 * for really big kernels, say 256MB for now.
126 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
671f9ad8 127 */
17d6ecea
JS
128#define BOOTM_SIZE __stringify(0xa000000)
129#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
747c2421
AF
130#define KERNEL_COMP_ADDR_R __stringify(SDRAM_OFFSET(4000000))
131#define KERNEL_COMP_SIZE __stringify(0xb000000)
17d6ecea
JS
132#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
133#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
134#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
135#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
136#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FF00000))
671f9ad8 137
2c699fe0
IZ
138#elif defined(CONFIG_MACH_SUN8I_V3S)
139/*
140 * 64M RAM minus 2MB heap + 16MB for u-boot, stack, fb, etc.
141 * 16M uncompressed kernel, 8M compressed kernel, 1M fdt,
142 * 1M script, 1M pxe, 1M dt overlay and the ramdisk at the end.
143 */
144#define BOOTM_SIZE __stringify(0x2e00000)
145#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
146#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1800000))
147#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1900000))
148#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1A00000))
149#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(1B00000))
150#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1C00000))
151
152#elif defined(CONFIG_MACH_SUNIV)
153/*
154 * 32M RAM minus 1MB heap + 8MB for u-boot, stack, fb, etc.
155 * 8M uncompressed kernel, 4M compressed kernel, 512K fdt,
156 * 512K script, 512K pxe and the ramdisk at the end.
157 */
158#define BOOTM_SIZE __stringify(0x1700000)
159#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0500000))
160#define FDT_ADDR_R __stringify(SDRAM_OFFSET(0C00000))
161#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(0C50000))
162#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(0D00000))
163#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(0D50000))
164#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(0D60000))
165
671f9ad8 166#else
8c95c556 167/*
5c965ed9 168 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
8c95c556 169 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
17d6ecea 170 * 1M script, 1M pxe, 1M dt overlay and the ramdisk at the end.
8c95c556 171 */
17d6ecea
JS
172#define BOOTM_SIZE __stringify(0xa000000)
173#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
174#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
175#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
176#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
177#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(3300000))
178#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3400000))
671f9ad8 179#endif
2a909c5f 180
846e3254 181#define MEM_LAYOUT_ENV_SETTINGS \
c199489f 182 "bootm_size=" BOOTM_SIZE "\0" \
2a909c5f
SS
183 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
184 "fdt_addr_r=" FDT_ADDR_R "\0" \
185 "scriptaddr=" SCRIPT_ADDR_R "\0" \
186 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
17d6ecea 187 "fdtoverlay_addr_r=" FDTOVERLAY_ADDR_R "\0" \
2a909c5f
SS
188 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
189
747c2421
AF
190#ifdef CONFIG_ARM64
191
192#define MEM_LAYOUT_ENV_EXTRA_SETTINGS \
193 "kernel_comp_addr_r=" KERNEL_COMP_ADDR_R "\0" \
194 "kernel_comp_size=" KERNEL_COMP_SIZE "\0"
195
196#else
197
198#define MEM_LAYOUT_ENV_EXTRA_SETTINGS ""
199
200#endif
201
2a909c5f
SS
202#define DFU_ALT_INFO_RAM \
203 "dfu_alt_info_ram=" \
204 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
205 "fdt ram " FDT_ADDR_R " 0x100000;" \
206 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
846e3254 207
41f8e9f5 208#ifdef CONFIG_MMC
5a37a400 209#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
de86fc38
MR
210#define BOOTENV_DEV_MMC_AUTO(devtypeu, devtypel, instance) \
211 BOOTENV_DEV_MMC(MMC, mmc, 0) \
212 BOOTENV_DEV_MMC(MMC, mmc, 1) \
213 "bootcmd_mmc_auto=" \
214 "if test ${mmc_bootdev} -eq 1; then " \
215 "run bootcmd_mmc1; " \
216 "run bootcmd_mmc0; " \
217 "elif test ${mmc_bootdev} -eq 0; then " \
218 "run bootcmd_mmc0; " \
219 "run bootcmd_mmc1; " \
220 "fi\0"
221
222#define BOOTENV_DEV_NAME_MMC_AUTO(devtypeu, devtypel, instance) \
223 "mmc_auto "
224
225#define BOOT_TARGET_DEVICES_MMC(func) func(MMC_AUTO, mmc_auto, na)
5a37a400 226#else
de86fc38 227#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
5a37a400 228#endif
41f8e9f5
CYT
229#else
230#define BOOT_TARGET_DEVICES_MMC(func)
231#endif
232
2ec3a612
HG
233#ifdef CONFIG_AHCI
234#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
235#else
236#define BOOT_TARGET_DEVICES_SCSI(func)
237#endif
238
2582ca0d 239#ifdef CONFIG_USB_STORAGE
859b3f14
CYT
240#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
241#else
242#define BOOT_TARGET_DEVICES_USB(func)
243#endif
244
0eabec14
OJ
245#ifdef CONFIG_CMD_PXE
246#define BOOT_TARGET_DEVICES_PXE(func) func(PXE, pxe, na)
247#else
248#define BOOT_TARGET_DEVICES_PXE(func)
249#endif
250
251#ifdef CONFIG_CMD_DHCP
252#define BOOT_TARGET_DEVICES_DHCP(func) func(DHCP, dhcp, na)
253#else
254#define BOOT_TARGET_DEVICES_DHCP(func)
255#endif
256
f3b589c0
BN
257/* FEL boot support, auto-execute boot.scr if a script address was provided */
258#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
259 "bootcmd_fel=" \
260 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
261 "echo '(FEL boot)'; " \
262 "source ${fel_scriptaddr}; " \
263 "fi\0"
264#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
265 "fel "
266
2ec3a612 267#define BOOT_TARGET_DEVICES(func) \
f3b589c0 268 func(FEL, fel, na) \
41f8e9f5 269 BOOT_TARGET_DEVICES_MMC(func) \
2ec3a612 270 BOOT_TARGET_DEVICES_SCSI(func) \
859b3f14 271 BOOT_TARGET_DEVICES_USB(func) \
0eabec14
OJ
272 BOOT_TARGET_DEVICES_PXE(func) \
273 BOOT_TARGET_DEVICES_DHCP(func)
2ec3a612 274
3b824025
HG
275#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
276#define BOOTCMD_SUNXI_COMPAT \
277 "bootcmd_sunxi_compat=" \
278 "setenv root /dev/mmcblk0p3 rootwait; " \
279 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
280 "echo Loaded environment from uEnv.txt; " \
281 "env import -t 0x44000000 ${filesize}; " \
282 "fi; " \
283 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
284 "ext2load mmc 0 0x43000000 script.bin && " \
285 "ext2load mmc 0 0x48000000 uImage && " \
286 "bootm 0x48000000\0"
287#else
288#define BOOTCMD_SUNXI_COMPAT
289#endif
290
2ec3a612
HG
291#include <config_distro_bootcmd.h>
292
86b49093
HG
293#ifdef CONFIG_USB_KEYBOARD
294#define CONSOLE_STDIN_SETTINGS \
86b49093
HG
295 "stdin=serial,usbkbd\0"
296#else
7f2c521f
LV
297#define CONSOLE_STDIN_SETTINGS \
298 "stdin=serial\0"
86b49093 299#endif
7f2c521f 300
5d235324 301#ifdef CONFIG_DM_VIDEO
56009451
JS
302#define CONSOLE_STDOUT_SETTINGS \
303 "stdout=serial,vidconsole\0" \
304 "stderr=serial,vidconsole\0"
7f2c521f
LV
305#else
306#define CONSOLE_STDOUT_SETTINGS \
307 "stdout=serial\0" \
308 "stderr=serial\0"
309#endif
310
c53654fc
MR
311#define PARTS_DEFAULT \
312 "name=loader1,start=8k,size=32k,uuid=${uuid_gpt_loader1};" \
313 "name=loader2,size=984k,uuid=${uuid_gpt_loader2};" \
314 "name=esp,size=128M,bootable,uuid=${uuid_gpt_esp};" \
315 "name=system,size=-,uuid=${uuid_gpt_system};"
316
317#define UUID_GPT_ESP "c12a7328-f81f-11d2-ba4b-00a0c93ec93b"
318
319#ifdef CONFIG_ARM64
320#define UUID_GPT_SYSTEM "b921b045-1df0-41c3-af44-4c6f280d3fae"
321#else
322#define UUID_GPT_SYSTEM "69dad710-2ce4-4e3c-b16c-21a1d49abed3"
323#endif
324
7f2c521f
LV
325#define CONSOLE_ENV_SETTINGS \
326 CONSOLE_STDIN_SETTINGS \
327 CONSOLE_STDOUT_SETTINGS
328
2eff3b71
AF
329#ifdef CONFIG_ARM64
330#define FDTFILE "allwinner/" CONFIG_DEFAULT_DEVICE_TREE ".dtb"
331#else
332#define FDTFILE CONFIG_DEFAULT_DEVICE_TREE ".dtb"
333#endif
334
2ec3a612 335#define CONFIG_EXTRA_ENV_SETTINGS \
7f2c521f 336 CONSOLE_ENV_SETTINGS \
846e3254 337 MEM_LAYOUT_ENV_SETTINGS \
747c2421 338 MEM_LAYOUT_ENV_EXTRA_SETTINGS \
2a909c5f 339 DFU_ALT_INFO_RAM \
2eff3b71 340 "fdtfile=" FDTFILE "\0" \
846e3254 341 "console=ttyS0,115200\0" \
c53654fc
MR
342 "uuid_gpt_esp=" UUID_GPT_ESP "\0" \
343 "uuid_gpt_system=" UUID_GPT_SYSTEM "\0" \
344 "partitions=" PARTS_DEFAULT "\0" \
3b824025 345 BOOTCMD_SUNXI_COMPAT \
2ec3a612
HG
346 BOOTENV
347
cba69eee 348#endif /* _SUNXI_COMMON_CONFIG_H */