]>
Commit | Line | Data |
---|---|---|
7f6a6db6 AB |
1 | /* |
2 | * Copyright (C) 2011-2014 Pierrick Hascoet, Abilis Systems | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef _CONFIG_TB100_H_ | |
8 | #define _CONFIG_TB100_H_ | |
9 | ||
10 | #include <linux/sizes.h> | |
11 | ||
12 | /* | |
13 | * CPU configuration | |
14 | */ | |
15 | #define CONFIG_ARC700 | |
16 | #define CONFIG_ARC_MMU_VER 3 | |
17 | #define CONFIG_SYS_CACHELINE_SIZE 32 | |
18 | #define CONFIG_SYS_CLK_FREQ 500000000 | |
19 | #define CONFIG_SYS_TIMER_RATE CONFIG_SYS_CLK_FREQ | |
20 | ||
21 | /* | |
22 | * Board configuration | |
23 | */ | |
24 | #define CONFIG_SYS_GENERIC_BOARD | |
25 | #define CONFIG_ARCH_EARLY_INIT_R | |
26 | ||
27 | /* | |
28 | * Memory configuration | |
29 | */ | |
30 | #define CONFIG_SYS_TEXT_BASE 0x84000000 | |
31 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE | |
32 | ||
33 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 | |
34 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
35 | #define CONFIG_SYS_SDRAM_SIZE SZ_128M | |
36 | ||
37 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
38 | (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE) | |
39 | ||
40 | #define CONFIG_SYS_MALLOC_LEN SZ_128K | |
41 | #define CONFIG_SYS_BOOTM_LEN SZ_32M | |
42 | #define CONFIG_SYS_LOAD_ADDR 0x82000000 | |
43 | ||
44 | #define CONFIG_SYS_NO_FLASH | |
45 | ||
46 | /* | |
47 | * UART configuration | |
48 | */ | |
49 | #define CONFIG_CONS_INDEX 1 | |
50 | #define CONFIG_SYS_NS16550 | |
51 | #define CONFIG_SYS_NS16550_SERIAL | |
52 | #define CONFIG_SYS_NS16550_REG_SIZE -4 | |
53 | #define CONFIG_SYS_NS16550_CLK 166666666 | |
54 | #define CONFIG_SYS_NS16550_COM1 0xFF100000 | |
55 | #define CONFIG_SYS_NS16550_MEM32 | |
56 | ||
57 | #define CONFIG_BAUDRATE 115200 | |
58 | ||
59 | /* | |
60 | * Ethernet PHY configuration | |
61 | */ | |
62 | #define CONFIG_PHYLIB | |
63 | #define CONFIG_PHY_GIGE | |
64 | ||
65 | /* | |
66 | * Even though the board houses Realtek RTL8211E PHY | |
67 | * corresponding PHY driver (drivers/net/phy/realtek.c) behaves unexpectedly. | |
68 | * In particular "parse_status" reports link is down. | |
69 | * | |
70 | * Until Realtek PHY driver is fixed fall back to generic PHY driver | |
71 | * which implements all required functionality and behaves much more stable. | |
72 | * | |
73 | * #define CONFIG_PHY_REALTEK | |
74 | * | |
75 | */ | |
76 | ||
77 | /* | |
78 | * Ethernet configuration | |
79 | */ | |
80 | #define CONFIG_DESIGNWARE_ETH | |
81 | #define ETH0_BASE_ADDRESS 0xFE100000 | |
82 | #define ETH1_BASE_ADDRESS 0xFE110000 | |
83 | ||
84 | /* | |
85 | * Command line configuration | |
86 | */ | |
87 | #include <config_cmd_default.h> | |
88 | ||
89 | #define CONFIG_CMD_DHCP | |
90 | #define CONFIG_CMD_ELF | |
91 | #define CONFIG_CMD_PING | |
92 | ||
93 | #define CONFIG_OF_LIBFDT | |
94 | ||
95 | #define CONFIG_AUTO_COMPLETE | |
96 | #define CONFIG_SYS_MAXARGS 16 | |
97 | ||
98 | /* | |
99 | * Environment settings | |
100 | */ | |
101 | #define CONFIG_ENV_IS_NOWHERE | |
102 | #define CONFIG_ENV_SIZE SZ_2K | |
103 | #define CONFIG_ENV_OFFSET 0 | |
104 | ||
105 | /* | |
106 | * Environment configuration | |
107 | */ | |
108 | #define CONFIG_BOOTDELAY 3 | |
109 | #define CONFIG_BOOTFILE "uImage" | |
110 | #define CONFIG_BOOTARGS "console=ttyS0,115200n8" | |
111 | #define CONFIG_LOADADDR CONFIG_SYS_LOAD_ADDR | |
112 | ||
113 | /* | |
114 | * Console configuration | |
115 | */ | |
116 | #define CONFIG_SYS_LONGHELP | |
117 | #define CONFIG_SYS_PROMPT "[tb100]:~# " | |
118 | #define CONFIG_SYS_CBSIZE 256 | |
119 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
120 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
121 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
122 | ||
123 | #endif /* _CONFIG_TB100_H_ */ |