]> git.ipfire.org Git - u-boot.git/blame - include/configs/ti_armv7_common.h
configs: Migrate CONFIG_SYS_TEXT_BASE
[u-boot.git] / include / configs / ti_armv7_common.h
CommitLineData
87694558
TR
1/*
2 * ti_armv7_common.h
3 *
4 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 *
8 * The various ARMv7 SoCs from TI all share a number of IP blocks when
9 * implementing a given feature. Rather than define these in every
10 * board or even SoC common file, we define a common file to be re-used
11 * in all cases. While technically true that some of these details are
12 * configurable at the board design, they are common throughout SoC
13 * reference platforms as well as custom designs and become de facto
14 * standards.
15 */
16
17#ifndef __CONFIG_TI_ARMV7_COMMON_H__
18#define __CONFIG_TI_ARMV7_COMMON_H__
19
87694558 20/* Support both device trees and ATAGs. */
87694558
TR
21#define CONFIG_CMDLINE_TAG
22#define CONFIG_SETUP_MEMORY_TAGS
23#define CONFIG_INITRD_TAG
24
25/*
26 * Our DDR memory always starts at 0x80000000 and U-Boot shall have
27 * relocated itself to higher in memory by the time this value is used.
fb3ad9bd
TR
28 * However, set this to a 32MB offset to allow for easier Linux kernel
29 * booting as the default is often used as the kernel load address.
87694558 30 */
fb3ad9bd
TR
31#define CONFIG_SYS_LOAD_ADDR 0x82000000
32
33/*
34 * We setup defaults based on constraints from the Linux kernel, which should
35 * also be safe elsewhere. We have the default load at 32MB into DDR (for
36 * the kernel), FDT above 128MB (the maximum location for the end of the
37 * kernel), and the ramdisk 512KB above that (allowing for hopefully never
38 * seen large trees). We say all of this must be within the first 256MB
39 * as that will normally be within the kernel lowmem and thus visible via
40 * bootm_size and we only run on platforms with 256MB or more of memory.
41 */
42#define DEFAULT_LINUX_BOOT_ENV \
43 "loadaddr=0x82000000\0" \
44 "kernel_addr_r=0x82000000\0" \
45 "fdtaddr=0x88000000\0" \
46 "fdt_addr_r=0x88000000\0" \
47 "rdaddr=0x88080000\0" \
48 "ramdisk_addr_r=0x88080000\0" \
7749b67f
SS
49 "scriptaddr=0x80000000\0" \
50 "pxefile_addr_r=0x80100000\0" \
2a777884
LV
51 "bootm_size=0x10000000\0" \
52 "boot_fdt=try\0"
85d17be3 53
1e93cc84
LV
54#define DEFAULT_FIT_TI_ARGS \
55 "boot_fit=0\0" \
1a7c159a 56 "fit_loadaddr=0x87000000\0" \
f7c8f032 57 "fit_bootfile=fitImage\0" \
1e93cc84 58 "update_to_fit=setenv loadaddr ${fit_loadaddr}; setenv bootfile ${fit_bootfile}\0" \
5bb7318f 59 "loadfit=run args_mmc; bootm ${loadaddr}#${fdtfile};\0" \
1e93cc84 60
87694558 61/*
c6a7fce1
EBS
62 * DDR information. If the CONFIG_NR_DRAM_BANKS is not defined,
63 * we say (for simplicity) that we have 1 bank, always, even when
64 * we have more. We always start at 0x80000000, and we place the
65 * initial stack pointer in our SRAM. Otherwise, we can define
66 * CONFIG_NR_DRAM_BANKS before including this file.
87694558 67 */
c6a7fce1 68#ifndef CONFIG_NR_DRAM_BANKS
87694558 69#define CONFIG_NR_DRAM_BANKS 1
c6a7fce1 70#endif
87694558 71#define CONFIG_SYS_SDRAM_BASE 0x80000000
e07cff11
NM
72
73#ifndef CONFIG_SYS_INIT_SP_ADDR
87694558
TR
74#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
75 GENERATED_GBL_DATA_SIZE)
e07cff11 76#endif
87694558
TR
77
78/* Timer information. */
79#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
87694558 80
eff6b773
M
81/*
82 * Disable DM_* for SPL build and can be re-enabled after adding
83 * DM support in SPL
84 */
85#ifdef CONFIG_SPL_BUILD
86#undef CONFIG_DM_I2C
87#endif
88
87694558
TR
89/* I2C IP block */
90#define CONFIG_I2C
c50f2610 91#ifndef CONFIG_DM_I2C
6789e84e 92#define CONFIG_SYS_I2C
c50f2610
M
93#else
94/*
95 * Enable CONFIG_DM_I2C_COMPAT temporarily until all the i2c client
96 * devices are adopted to DM
97 */
98#define CONFIG_DM_I2C_COMPAT
99#endif
87694558 100
87694558
TR
101/* McSPI IP block */
102#define CONFIG_SPI
87694558
TR
103
104/* GPIO block */
87694558 105
87694558
TR
106/*
107 * The following are general good-enough settings for U-Boot. We set a
108 * large malloc pool as we generally have a lot of DDR, and we opt for
109 * function over binary size in the main portion of U-Boot as this is
110 * generally easily constrained later if needed. We enable the config
111 * options that give us information in the environment about what board
112 * we are on so we do not need to rely on the command prompt. We set a
113 * console baudrate of 115200 and use the default baud rate table.
114 */
5e61b0df 115#define CONFIG_SYS_MALLOC_LEN SZ_32M
1dd44e5a
TR
116#define CONFIG_ENV_VARS_UBOOT_CONFIG /* Strongly encouraged */
117#define CONFIG_ENV_OVERWRITE /* Overwrite ethaddr / serial# */
118
119/* As stated above, the following choices are optional. */
120#define CONFIG_SYS_LONGHELP
87694558
TR
121#define CONFIG_AUTO_COMPLETE
122#define CONFIG_CMDLINE_EDITING
87694558
TR
123
124/* We set the max number of command args high to avoid HUSH bugs. */
125#define CONFIG_SYS_MAXARGS 64
126
127/* Console I/O Buffer Size */
b9daed8a 128#define CONFIG_SYS_CBSIZE 1024
87694558
TR
129/* Boot Argument Buffer Size */
130#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
131
87694558
TR
132/*
133 * When we have SPI, NOR or NAND flash we expect to be making use of
134 * mtdparts, both for ease of use in U-Boot and for passing information
135 * on to the Linux kernel.
136 */
e07cff11 137#if defined(CONFIG_SPI_BOOT) || defined(CONFIG_NOR) || defined(CONFIG_NAND) || defined(CONFIG_NAND_DAVINCI)
87694558 138#define CONFIG_MTD_DEVICE /* Required for mtdparts */
87694558
TR
139#endif
140
6440b807 141#define CONFIG_SUPPORT_RAW_INITRD
87694558 142
87694558
TR
143/*
144 * Our platforms make use of SPL to initalize the hardware (primarily
e95b9b44
AD
145 * memory) enough for full U-Boot to be loaded. We make use of the general
146 * SPL framework found under common/spl/. Given our generally common memory
147 * map, we set a number of related defaults and sizes here.
87694558 148 */
7a5f71bc
SP
149#if !defined(CONFIG_NOR_BOOT) && \
150 !(defined(CONFIG_QSPI_BOOT) && defined(CONFIG_AM43XX))
87694558 151#define CONFIG_SPL_FRAMEWORK
e95b9b44
AD
152
153/*
154 * We also support Falcon Mode so that the Linux kernel can be booted
155 * directly from SPL. This is not currently available on HS devices.
156 */
87694558
TR
157
158/*
865813ed
TR
159 * Place the image at the start of the ROM defined image space (per
160 * CONFIG_SPL_TEXT_BASE and we limit our size to the ROM-defined
fa2f81b0
TR
161 * downloaded image area minus 1KiB for scratch space. We initalize DRAM as
162 * soon as we can so that we can place stack, malloc and BSS there. We load
163 * U-Boot itself into memory at 0x80800000 for legacy reasons (to not conflict
164 * with older SPLs). We have our BSS be placed 2MiB after this, to allow for
165 * the default Linux kernel address of 0x80008000 to work with most sized
166 * kernels, in the Falcon Mode case. We have the SPL malloc pool at the end
167 * of the BSS area. We suggest that the stack be placed at 32MiB after the
168 * start of DRAM to allow room for all of the above (handled in Kconfig).
87694558 169 */
df4dbb5d 170#ifndef CONFIG_SPL_BSS_START_ADDR
87694558
TR
171#define CONFIG_SPL_BSS_START_ADDR 0x80a00000
172#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
df4dbb5d
TR
173#endif
174#ifndef CONFIG_SYS_SPL_MALLOC_START
87694558
TR
175#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
176 CONFIG_SPL_BSS_MAX_SIZE)
5e61b0df 177#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_8M
df4dbb5d 178#endif
fa2f81b0
TR
179#ifndef CONFIG_SPL_MAX_SIZE
180#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
181 CONFIG_SPL_TEXT_BASE)
182#endif
183
87694558 184
87694558 185/* FAT sd card locations. */
e2ccdf89 186#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
205b4f33 187#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
87694558
TR
188
189#ifdef CONFIG_SPL_OS_BOOT
87694558 190/* FAT */
205b4f33
GG
191#define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
192#define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
87694558
TR
193
194/* RAW SD card / eMMC */
7a53a1a8
JJH
195#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1700 /* address 0x2E0000 */
196#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x1500 /* address 0x2A0000 */
197#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x200 /* 256KiB */
87694558
TR
198#endif
199
a7142dd0 200/* General parts of the framework, required. */
87694558
TR
201
202#ifdef CONFIG_NAND
87694558
TR
203#define CONFIG_SPL_NAND_BASE
204#define CONFIG_SPL_NAND_DRIVERS
205#define CONFIG_SPL_NAND_ECC
206#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
87694558
TR
207#endif
208#endif /* !CONFIG_NOR_BOOT */
209
2320866b
CJF
210/* Generic Environment Variables */
211
212#ifdef CONFIG_CMD_NET
213#define NETARGS \
214 "static_ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}" \
215 "::off\0" \
216 "nfsopts=nolock\0" \
217 "rootpath=/export/rootfs\0" \
218 "netloadimage=tftp ${loadaddr} ${bootfile}\0" \
219 "netloadfdt=tftp ${fdtaddr} ${fdtfile}\0" \
220 "netargs=setenv bootargs console=${console} " \
221 "${optargs} " \
222 "root=/dev/nfs " \
223 "nfsroot=${serverip}:${rootpath},${nfsopts} rw " \
224 "ip=dhcp\0" \
225 "netboot=echo Booting from network ...; " \
226 "setenv autoload no; " \
227 "dhcp; " \
228 "run netloadimage; " \
229 "run netloadfdt; " \
230 "run netargs; " \
231 "bootz ${loadaddr} - ${fdtaddr}\0"
60480f81
CJF
232#else
233#define NETARGS ""
2320866b
CJF
234#endif
235
755324c4
MK
236#include <config_distro_defaults.h>
237
87694558 238#endif /* __CONFIG_TI_ARMV7_COMMON_H__ */