]>
Commit | Line | Data |
---|---|---|
8167af14 TW |
1 | /* |
2 | * (C) Copyright 2006-2008 | |
3 | * Texas Instruments. | |
4 | * Richard Woodruff <r-woodruff2@ti.com> | |
5 | * Syed Mohammed Khasim <x0khasim@ti.com> | |
6 | * | |
7 | * (C) Copyright 2012 | |
8 | * Corscience GmbH & Co. KG | |
9 | * Thomas Weber <weber@corscience.de> | |
10 | * | |
11 | * Configuration settings for the Tricorder board. | |
12 | * | |
3765b3e7 | 13 | * SPDX-License-Identifier: GPL-2.0+ |
8167af14 TW |
14 | */ |
15 | ||
16 | #ifndef __CONFIG_H | |
17 | #define __CONFIG_H | |
18 | ||
19 | /* High Level Configuration Options */ | |
44b0e47a | 20 | #define CONFIG_SYS_THUMB_BUILD |
8167af14 | 21 | #define CONFIG_OMAP /* in a TI OMAP core */ |
806d2792 | 22 | #define CONFIG_OMAP_COMMON |
c6f90e14 NM |
23 | /* Common ARM Erratas */ |
24 | #define CONFIG_ARM_ERRATA_454179 | |
25 | #define CONFIG_ARM_ERRATA_430973 | |
26 | #define CONFIG_ARM_ERRATA_621766 | |
8167af14 TW |
27 | |
28 | #define CONFIG_MACH_TYPE MACH_TYPE_TRICORDER | |
29 | /* | |
30 | * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM | |
31 | * 64 bytes before this address should be set aside for u-boot.img's | |
32 | * header. That is 0x800FFFC0--0x80100000 should not be used for any | |
33 | * other needs. | |
34 | */ | |
35 | #define CONFIG_SYS_TEXT_BASE 0x80100000 | |
36 | ||
37 | #define CONFIG_SDRC /* The chip has SDRC controller */ | |
38 | ||
39 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
987ec585 | 40 | #include <asm/arch/omap.h> |
8167af14 | 41 | |
8ce1b82e | 42 | #define CONFIG_SILENT_CONSOLE |
8ce1b82e | 43 | |
8167af14 TW |
44 | /* Clock Defines */ |
45 | #define V_OSCK 26000000 /* Clock output from T2 */ | |
46 | #define V_SCLK (V_OSCK >> 1) | |
47 | ||
8167af14 TW |
48 | #define CONFIG_MISC_INIT_R |
49 | ||
50 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
51 | #define CONFIG_SETUP_MEMORY_TAGS | |
52 | #define CONFIG_INITRD_TAG | |
53 | #define CONFIG_REVISION_TAG | |
54 | ||
8167af14 | 55 | /* Size of malloc() pool */ |
36f3aab2 | 56 | #define CONFIG_SYS_MALLOC_LEN (1024*1024) |
8167af14 TW |
57 | |
58 | /* Hardware drivers */ | |
59 | ||
89088058 AB |
60 | /* GPIO support */ |
61 | #define CONFIG_OMAP_GPIO | |
62 | ||
23475344 AB |
63 | /* GPIO banks */ |
64 | #define CONFIG_OMAP3_GPIO_2 /* GPIO32..63 are in GPIO bank 2 */ | |
65 | ||
ad9f072c AB |
66 | /* LED support */ |
67 | #define CONFIG_STATUS_LED | |
68 | #define CONFIG_BOARD_SPECIFIC_LED | |
69 | #define CONFIG_CMD_LED /* LED command */ | |
70 | #define STATUS_LED_BIT (1 << 0) | |
71 | #define STATUS_LED_STATE STATUS_LED_ON | |
72 | #define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2) | |
73 | #define STATUS_LED_BIT1 (1 << 1) | |
74 | #define STATUS_LED_STATE1 STATUS_LED_ON | |
75 | #define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2) | |
76 | #define STATUS_LED_BIT2 (1 << 2) | |
77 | #define STATUS_LED_STATE2 STATUS_LED_ON | |
78 | #define STATUS_LED_PERIOD2 (CONFIG_SYS_HZ / 2) | |
79 | ||
8167af14 | 80 | /* NS16550 Configuration */ |
8167af14 TW |
81 | #define CONFIG_SYS_NS16550_SERIAL |
82 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
83 | #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */ | |
84 | ||
85 | /* select serial console configuration */ | |
86 | #define CONFIG_CONS_INDEX 3 | |
87 | #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3 | |
88 | #define CONFIG_SERIAL3 3 | |
89 | #define CONFIG_BAUDRATE 115200 | |
90 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ | |
91 | 115200} | |
92 | ||
93 | /* MMC */ | |
94 | #define CONFIG_GENERIC_MMC | |
95 | #define CONFIG_MMC | |
96 | #define CONFIG_OMAP_HSMMC | |
97 | #define CONFIG_DOS_PARTITION | |
98 | ||
99 | /* I2C */ | |
6789e84e HS |
100 | #define CONFIG_SYS_I2C |
101 | #define CONFIG_SYS_OMAP24_I2C_SPEED 100000 | |
102 | #define CONFIG_SYS_OMAP24_I2C_SLAVE 1 | |
103 | #define CONFIG_SYS_I2C_OMAP34XX | |
104 | ||
459f1da8 AB |
105 | |
106 | /* EEPROM */ | |
459f1da8 AB |
107 | #define CONFIG_CMD_EEPROM |
108 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
109 | #define CONFIG_SYS_EEPROM_BUS_NUM 1 | |
8167af14 TW |
110 | |
111 | /* TWL4030 */ | |
112 | #define CONFIG_TWL4030_POWER | |
113 | #define CONFIG_TWL4030_LED | |
114 | ||
115 | /* Board NAND Info */ | |
116 | #define CONFIG_SYS_NO_FLASH /* no NOR flash */ | |
117 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ | |
5c68f123 AB |
118 | #define MTDIDS_DEFAULT "nand0=omap2-nand.0" |
119 | #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:" \ | |
120 | "128k(SPL)," \ | |
121 | "1m(u-boot)," \ | |
122 | "384k(u-boot-env1)," \ | |
123 | "1152k(mtdoops)," \ | |
124 | "384k(u-boot-env2)," \ | |
125 | "5m(kernel)," \ | |
126 | "2m(fdt)," \ | |
127 | "-(ubi)" | |
8167af14 TW |
128 | |
129 | #define CONFIG_NAND_OMAP_GPMC | |
130 | #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */ | |
131 | /* to access nand */ | |
132 | #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */ | |
133 | /* to access nand at */ | |
134 | /* CS0 */ | |
8167af14 TW |
135 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */ |
136 | /* devices */ | |
616cf60e | 137 | #define CONFIG_BCH |
68ec9c85 PK |
138 | #define CONFIG_SYS_NAND_MAX_OOBFREE 2 |
139 | #define CONFIG_SYS_NAND_MAX_ECCPOS 56 | |
8167af14 TW |
140 | |
141 | /* commands to include */ | |
8167af14 TW |
142 | #define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */ |
143 | #define CONFIG_CMD_NAND /* NAND support */ | |
144 | #define CONFIG_CMD_NAND_LOCK_UNLOCK /* nand (un)lock commands */ | |
36f3aab2 BW |
145 | #define CONFIG_CMD_UBIFS /* UBIFS commands */ |
146 | #define CONFIG_LZO /* LZO is needed for UBIFS */ | |
8167af14 | 147 | |
8167af14 TW |
148 | #undef CONFIG_CMD_JFFS2 /* JFFS2 Support */ |
149 | ||
150 | /* needed for ubi */ | |
151 | #define CONFIG_RBTREE | |
152 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ | |
153 | #define CONFIG_MTD_PARTITIONS | |
154 | ||
ec246452 | 155 | /* Environment information (this is the common part) */ |
8167af14 | 156 | |
8167af14 | 157 | |
89088058 AB |
158 | /* hang() the board on panic() */ |
159 | #define CONFIG_PANIC_HANG | |
160 | ||
ec246452 AB |
161 | /* environment placement (for NAND), is different for FLASHCARD but does not |
162 | * harm there */ | |
163 | #define CONFIG_ENV_OFFSET 0x120000 /* env start */ | |
164 | #define CONFIG_ENV_OFFSET_REDUND 0x2A0000 /* redundant env start */ | |
165 | #define CONFIG_ENV_SIZE (16 << 10) /* use 16KiB for env */ | |
166 | #define CONFIG_ENV_RANGE (384 << 10) /* allow badblocks in env */ | |
167 | ||
0dff13a9 AB |
168 | /* the loadaddr is the same as CONFIG_SYS_LOAD_ADDR, unfortunately the defiend |
169 | * value can not be used here! */ | |
170 | #define CONFIG_LOADADDR 0x82000000 | |
171 | ||
ec246452 | 172 | #define CONFIG_COMMON_ENV_SETTINGS \ |
8167af14 | 173 | "console=ttyO2,115200n8\0" \ |
5605979a | 174 | "mmcdev=0\0" \ |
83976f1d | 175 | "vram=3M\0" \ |
8167af14 | 176 | "defaultdisplay=lcd\0" \ |
ec246452 | 177 | "kernelopts=mtdoops.mtddev=3\0" \ |
deac6d66 AB |
178 | "mtdparts=" MTDPARTS_DEFAULT "\0" \ |
179 | "mtdids=" MTDIDS_DEFAULT "\0" \ | |
8167af14 TW |
180 | "commonargs=" \ |
181 | "setenv bootargs console=${console} " \ | |
5c68f123 | 182 | "${mtdparts} " \ |
ec246452 AB |
183 | "${kernelopts} " \ |
184 | "vt.global_cursor_default=0 " \ | |
8167af14 | 185 | "vram=${vram} " \ |
ec246452 AB |
186 | "omapdss.def_disp=${defaultdisplay}\0" |
187 | ||
188 | #define CONFIG_BOOTCOMMAND "run autoboot" | |
189 | ||
190 | /* specific environment settings for different use cases | |
191 | * FLASHCARD: used to run a rdimage from sdcard to program the device | |
192 | * 'NORMAL': used to boot kernel from sdcard, nand, ... | |
193 | * | |
194 | * The main aim for the FLASHCARD skin is to have an embedded environment | |
195 | * which will not be influenced by any data already on the device. | |
196 | */ | |
197 | #ifdef CONFIG_FLASHCARD | |
198 | ||
199 | #define CONFIG_ENV_IS_NOWHERE | |
200 | ||
201 | /* the rdaddr is 16 MiB before the loadaddr */ | |
202 | #define CONFIG_ENV_RDADDR "rdaddr=0x81000000\0" | |
203 | ||
204 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
205 | CONFIG_COMMON_ENV_SETTINGS \ | |
206 | CONFIG_ENV_RDADDR \ | |
207 | "autoboot=" \ | |
ec246452 AB |
208 | "run commonargs; " \ |
209 | "setenv bootargs ${bootargs} " \ | |
210 | "flashy_updateimg=/dev/mmcblk0p1:corscience_update.img " \ | |
211 | "rdinit=/sbin/init; " \ | |
212 | "mmc dev ${mmcdev}; mmc rescan; " \ | |
213 | "fatload mmc ${mmcdev} ${loadaddr} uImage; " \ | |
214 | "fatload mmc ${mmcdev} ${rdaddr} uRamdisk; " \ | |
215 | "bootm ${loadaddr} ${rdaddr}\0" | |
216 | ||
217 | #else /* CONFIG_FLASHCARD */ | |
218 | ||
219 | #define CONFIG_ENV_OVERWRITE /* allow to overwrite serial and ethaddr */ | |
220 | ||
221 | #define CONFIG_ENV_IS_IN_NAND | |
222 | ||
223 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
224 | CONFIG_COMMON_ENV_SETTINGS \ | |
8167af14 TW |
225 | "mmcargs=" \ |
226 | "run commonargs; " \ | |
227 | "setenv bootargs ${bootargs} " \ | |
228 | "root=/dev/mmcblk0p2 " \ | |
ec246452 AB |
229 | "rootwait " \ |
230 | "rw\0" \ | |
8167af14 TW |
231 | "nandargs=" \ |
232 | "run commonargs; " \ | |
233 | "setenv bootargs ${bootargs} " \ | |
008ec950 | 234 | "root=ubi0:root " \ |
5c68f123 | 235 | "ubi.mtd=7 " \ |
8167af14 | 236 | "rootfstype=ubifs " \ |
ec246452 | 237 | "ro\0" \ |
5605979a | 238 | "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \ |
8167af14 TW |
239 | "bootscript=echo Running bootscript from mmc ...; " \ |
240 | "source ${loadaddr}\0" \ | |
5605979a | 241 | "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \ |
8167af14 TW |
242 | "mmcboot=echo Booting from mmc ...; " \ |
243 | "run mmcargs; " \ | |
244 | "bootm ${loadaddr}\0" \ | |
deac6d66 | 245 | "loaduimage_ubi=ubi part ubi; " \ |
949a7710 | 246 | "ubifsmount ubi:root; " \ |
008ec950 | 247 | "ubifsload ${loadaddr} /boot/uImage\0" \ |
eadbdf9e | 248 | "loaduimage_nand=nand read ${loadaddr} kernel 0x500000\0" \ |
8167af14 TW |
249 | "nandboot=echo Booting from nand ...; " \ |
250 | "run nandargs; " \ | |
eadbdf9e | 251 | "run loaduimage_nand; " \ |
8167af14 | 252 | "bootm ${loadaddr}\0" \ |
66968110 | 253 | "autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \ |
8167af14 TW |
254 | "if run loadbootscript; then " \ |
255 | "run bootscript; " \ | |
256 | "else " \ | |
257 | "if run loaduimage; then " \ | |
258 | "run mmcboot; " \ | |
259 | "else run nandboot; " \ | |
260 | "fi; " \ | |
261 | "fi; " \ | |
262 | "else run nandboot; fi\0" | |
263 | ||
ec246452 | 264 | #endif /* CONFIG_FLASHCARD */ |
8167af14 TW |
265 | |
266 | /* Miscellaneous configurable options */ | |
267 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
ec246452 | 268 | #define CONFIG_CMDLINE_EDITING /* enable cmdline history */ |
8167af14 | 269 | #define CONFIG_AUTO_COMPLETE |
8167af14 TW |
270 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ |
271 | /* Print Buffer Size */ | |
272 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
273 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
274 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
275 | ||
276 | /* Boot Argument Buffer Size */ | |
277 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
278 | ||
69df69d1 | 279 | #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0 + 0x00000000) |
8167af14 | 280 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \ |
69df69d1 | 281 | 0x07000000) /* 112 MB */ |
8167af14 TW |
282 | |
283 | #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0 + 0x02000000) | |
284 | ||
285 | /* | |
286 | * OMAP3 has 12 GP timers, they can be driven by the system clock | |
287 | * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK). | |
288 | * This rate is divided by a local divisor. | |
289 | */ | |
290 | #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2) | |
291 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
8167af14 | 292 | |
8167af14 TW |
293 | /* Physical Memory Map */ |
294 | #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ | |
295 | #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0 | |
8167af14 TW |
296 | #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 |
297 | ||
298 | /* NAND and environment organization */ | |
8167af14 TW |
299 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */ |
300 | ||
8167af14 TW |
301 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
302 | #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800 | |
303 | #define CONFIG_SYS_INIT_RAM_SIZE 0x800 | |
304 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
305 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
306 | GENERATED_GBL_DATA_SIZE) | |
307 | ||
308 | /* SRAM config */ | |
309 | #define CONFIG_SYS_SRAM_START 0x40200000 | |
310 | #define CONFIG_SYS_SRAM_SIZE 0x10000 | |
311 | ||
312 | /* Defines for SPL */ | |
47f7bcae | 313 | #define CONFIG_SPL_FRAMEWORK |
8167af14 TW |
314 | #define CONFIG_SPL_NAND_SIMPLE |
315 | ||
49175c49 | 316 | #define CONFIG_SPL_BOARD_INIT |
6f2f01b9 SW |
317 | #define CONFIG_SPL_NAND_BASE |
318 | #define CONFIG_SPL_NAND_DRIVERS | |
319 | #define CONFIG_SPL_NAND_ECC | |
8167af14 | 320 | #define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds" |
205b4f33 | 321 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" |
e2ccdf89 | 322 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 |
8167af14 TW |
323 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */ |
324 | ||
325 | #define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/ | |
fa2f81b0 TR |
326 | #define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \ |
327 | CONFIG_SPL_TEXT_BASE) | |
8167af14 TW |
328 | |
329 | #define CONFIG_SPL_BSS_START_ADDR 0x80000000 /*CONFIG_SYS_SDRAM_BASE*/ | |
330 | #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 | |
331 | ||
332 | /* NAND boot config */ | |
333 | #define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
334 | #define CONFIG_SYS_NAND_PAGE_COUNT 64 | |
335 | #define CONFIG_SYS_NAND_PAGE_SIZE 2048 | |
336 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
337 | #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024) | |
338 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS | |
1b82491e AB |
339 | #define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, \ |
340 | 13, 14, 16, 17, 18, 19, 20, 21, 22, \ | |
341 | 23, 24, 25, 26, 27, 28, 30, 31, 32, \ | |
342 | 33, 34, 35, 36, 37, 38, 39, 40, 41, \ | |
343 | 42, 44, 45, 46, 47, 48, 49, 50, 51, \ | |
344 | 52, 53, 54, 55, 56} | |
8167af14 TW |
345 | |
346 | #define CONFIG_SYS_NAND_ECCSIZE 512 | |
616cf60e | 347 | #define CONFIG_SYS_NAND_ECCBYTES 13 |
3f719069 | 348 | #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_BCH8_CODE_HW_DETECTION_SW |
8167af14 | 349 | |
8167af14 TW |
350 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE |
351 | ||
5c68f123 AB |
352 | #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000 |
353 | #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x100000 | |
8167af14 TW |
354 | |
355 | #define CONFIG_SYS_SPL_MALLOC_START 0x80208000 | |
356 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */ | |
357 | ||
69df69d1 TW |
358 | #define CONFIG_SYS_ALT_MEMTEST |
359 | #define CONFIG_SYS_MEMTEST_SCRATCH 0x81000000 | |
8167af14 | 360 | #endif /* __CONFIG_H */ |