]>
Commit | Line | Data |
---|---|---|
3bf801a2 AR |
1 | /* |
2 | * USB armory MkI board configuration settings | |
3 | * http://inversepath.com/usbarmory | |
4 | * | |
5 | * Copyright (C) 2015, Inverse Path | |
6 | * Andrej Rosano <andrej@inversepath.com> | |
7 | * | |
8 | * SPDX-License-Identifier:|____GPL-2.0+ | |
9 | */ | |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
18fb0e3c | 14 | #define CONFIG_SYS_FSL_CLK |
3bf801a2 AR |
15 | #define CONFIG_MXC_GPIO |
16 | ||
17 | #include <asm/arch/imx-regs.h> | |
3bf801a2 AR |
18 | |
19 | #include <config_distro_defaults.h> | |
20 | ||
3bf801a2 | 21 | /* U-Boot environment */ |
3bf801a2 AR |
22 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) |
23 | #define CONFIG_ENV_SIZE (8 * 1024) | |
3bf801a2 AR |
24 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
25 | ||
26 | /* U-Boot general configurations */ | |
27 | #define CONFIG_SYS_CBSIZE 512 | |
28 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) | |
29 | #define CONFIG_SYS_MAXARGS 16 | |
30 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
31 | ||
32 | /* UART */ | |
33 | #define CONFIG_MXC_UART | |
34 | #define CONFIG_MXC_UART_BASE UART1_BASE | |
35 | #define CONFIG_CONS_INDEX 1 | |
3bf801a2 AR |
36 | |
37 | /* SD/MMC */ | |
3bf801a2 AR |
38 | #define CONFIG_FSL_ESDHC |
39 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
40 | #define CONFIG_SYS_FSL_ESDHC_NUM 1 | |
3bf801a2 AR |
41 | |
42 | /* USB */ | |
3bf801a2 | 43 | #define CONFIG_USB_EHCI_MX5 |
3bf801a2 AR |
44 | #define CONFIG_MXC_USB_PORT 1 |
45 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) | |
46 | #define CONFIG_MXC_USB_FLAGS 0 | |
47 | ||
48 | /* I2C */ | |
3bf801a2 AR |
49 | #define CONFIG_SYS_I2C |
50 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
51 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
52 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
3bf801a2 AR |
53 | |
54 | /* Fuse */ | |
3bf801a2 AR |
55 | #define CONFIG_FSL_IIM |
56 | ||
9a45ec3e | 57 | /* U-Boot memory offsets */ |
3bf801a2 AR |
58 | #define CONFIG_LOADADDR 0x72000000 |
59 | #define CONFIG_SYS_TEXT_BASE 0x77800000 | |
60 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
9a45ec3e AR |
61 | |
62 | /* Linux boot */ | |
3bf801a2 AR |
63 | #define CONFIG_HOSTNAME usbarmory |
64 | #define CONFIG_BOOTCOMMAND \ | |
65 | "run distro_bootcmd; " \ | |
66 | "setenv bootargs console=${console} ${bootargs_default}; " \ | |
9a45ec3e | 67 | "ext2load mmc 0:1 ${kernel_addr_r} /boot/zImage; " \ |
3bf801a2 | 68 | "ext2load mmc 0:1 ${fdt_addr_r} /boot/${fdtfile}; " \ |
9a45ec3e | 69 | "bootz ${kernel_addr_r} - ${fdt_addr_r}" |
3bf801a2 AR |
70 | |
71 | #define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0) | |
72 | ||
73 | #include <config_distro_bootcmd.h> | |
74 | ||
75 | #define MEM_LAYOUT_ENV_SETTINGS \ | |
76 | "kernel_addr_r=0x70800000\0" \ | |
77 | "fdt_addr_r=0x71000000\0" \ | |
78 | "scriptaddr=0x70800000\0" \ | |
79 | "pxefile_addr_r=0x70800000\0" \ | |
80 | "ramdisk_addr_r=0x73000000\0" | |
81 | ||
82 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
83 | MEM_LAYOUT_ENV_SETTINGS \ | |
84 | "bootargs_default=root=/dev/mmcblk0p1 rootwait rw\0" \ | |
85 | "fdtfile=imx53-usbarmory.dtb\0" \ | |
86 | "console=ttymxc0,115200\0" \ | |
87 | BOOTENV | |
88 | ||
a02ab5ea AR |
89 | #ifndef CONFIG_CMDLINE |
90 | #define CONFIG_BOOTARGS "console=ttymxc0,115200 root=/dev/mmcblk0p1 rootwait rw" | |
91 | #define USBARMORY_FIT_PATH "/boot/usbarmory.itb" | |
92 | #define USBARMORY_FIT_ADDR "0x70800000" | |
93 | #endif | |
94 | ||
3bf801a2 AR |
95 | /* Physical Memory Map */ |
96 | #define CONFIG_NR_DRAM_BANKS 1 | |
97 | #define PHYS_SDRAM CSD0_BASE_ADDR | |
98 | #define PHYS_SDRAM_SIZE (gd->ram_size) | |
99 | ||
100 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
101 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
102 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
103 | ||
104 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
105 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
106 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
107 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
108 | ||
109 | #define CONFIG_SYS_MEMTEST_START 0x70000000 | |
110 | #define CONFIG_SYS_MEMTEST_END 0x90000000 | |
111 | ||
112 | #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) | |
113 | ||
114 | #endif /* __CONFIG_H */ |