]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/versatile.h
* Patch by John Kerl, 19 Apr 2004:
[people/ms/u-boot.git] / include / configs / versatile.h
CommitLineData
3d3befa7
WD
1/*
2 * (C) Copyright 2003
3 * Texas Instruments.
4 * Kshitij Gupta <kshitij@ti.com>
5 * Configuation settings for the TI OMAP Innovator board.
6 *
7 * (C) Copyright 2004
8 * ARM Ltd.
9 * Philippe Robin, <philippe.robin@arm.com>
10 * Configuration for Versatile PB.
11 *
12 * See file CREDITS for list of people who contributed to this
13 * project.
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
19 *
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
24 *
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
28 * MA 02111-1307 USA
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
34/*
35 * High Level Configuration Options
36 * (easy to change)
37 */
38#define CONFIG_ARM926EJS 1 /* This is an arm926ejs CPU core */
39#define CONFIG_VERSATILE 1 /* in Versatile Platform Board */
40#define CONFIG_ARCH_VERSATILE 1 /* Specifically, a Versatile */
41
42
43#define CFG_MEMTEST_START 0x100000
44#define CFG_MEMTEST_END 0x10000000
45#define CFG_HZ (1000000 / 256)
46#define CFG_TIMERBASE 0x101E2000 /* Timer 0 and 1 base */
47
48#define CFG_TIMER_INTERVAL 10000
49#define CFG_TIMER_RELOAD (CFG_TIMER_INTERVAL >> 4) /* Divide by 16 */
50#define CFG_TIMER_CTRL 0x84 /* Enable, Clock / 16 */
51
52/*
53 * control registers
54 */
55#define VERSATILE_SCTL_BASE 0x101E0000 /* System controller */
56
57/*
58 * System controller bit assignment
59 */
60#define VERSATILE_REFCLK 0
61#define VERSATILE_TIMCLK 1
62
63#define VERSATILE_TIMER1_EnSel 15
64#define VERSATILE_TIMER2_EnSel 17
65#define VERSATILE_TIMER3_EnSel 19
66#define VERSATILE_TIMER4_EnSel 21
67
68#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
69#define CONFIG_SETUP_MEMORY_TAGS 1
70#define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
71/*
72 * Size of malloc() pool
73 */
74#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
42dfe7a1 75#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
3d3befa7
WD
76
77/*
78 * Hardware drivers
79 */
80
81#define CONFIG_DRIVER_SMC91111
82#define CONFIG_SMC_USE_32_BIT
83#define CONFIG_SMC91111_BASE 0x10010000
84#undef CONFIG_SMC91111_EXT_PHY
85
86/*
87 * NS16550 Configuration
88 */
89#define CFG_PL011_SERIAL
90#define CONFIG_CONS_INDEX 0
91#define CONFIG_BAUDRATE 38400
92#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
93#define CFG_SERIAL0 0x101F1000
94#define CFG_SERIAL1 0x101F2000
95
96#define CONFIG_COMMANDS (CFG_CMD_DHCP | CFG_CMD_IMI | CFG_CMD_NET | CFG_CMD_PING | CFG_CMD_BDI | CFG_CMD_MEMORY)
97
42dfe7a1 98/*#define CONFIG_COMMANDS (CFG_CMD_IMI | CFG_CMD_BDI | CFG_CMD_MEMORY) */
3d3befa7
WD
99
100#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
101
102/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
103#include <cmd_confdefs.h>
104
105#define CONFIG_BOOTDELAY 2
42dfe7a1
WD
106#define CONFIG_BOOTARGS "root=/dev/nfs mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0"
107/*#define CONFIG_BOOTCOMMAND "bootp ; bootm" */
3d3befa7
WD
108
109/*
110 * Static configuration when assigning fixed address
111 */
42dfe7a1
WD
112/*#define CONFIG_NETMASK 255.255.255.0 /--* talk on MY local net */
113/*#define CONFIG_IPADDR xx.xx.xx.xx /--* static IP I currently own */
114/*#define CONFIG_SERVERIP xx.xx.xx.xx /--* current IP of my dev pc */
3d3befa7
WD
115#define CONFIG_BOOTFILE "/tftpboot/uImage" /* file to load */
116
117
118/*
119 * Miscellaneous configurable options
120 */
121#define CFG_LONGHELP /* undef to save memory */
122#define CFG_PROMPT "Versatile # " /* Monitor Command Prompt */
123#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
124/* Print Buffer Size */
125#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
126#define CFG_MAXARGS 16 /* max number of command args */
127#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
128
129#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
130#define CFG_LOAD_ADDR 0x7fc0 /* default load address */
131
132/*-----------------------------------------------------------------------
133 * Stack sizes
134 *
135 * The stack sizes are set up in start.S using the settings below
136 */
137#define CONFIG_STACKSIZE (128*1024) /* regular stack */
138#ifdef CONFIG_USE_IRQ
139#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
140#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
141#endif
142
143/*-----------------------------------------------------------------------
144 * Physical Memory Map
145 */
146#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
147#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
148#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
149
150#define CFG_FLASH_BASE 0x34000000
151
152/*-----------------------------------------------------------------------
153 * FLASH and environment organization
154 */
155#define CFG_ENV_IS_NOWHERE
156#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
157#define PHYS_FLASH_SIZE 0x34000000 /* 64MB */
158/* timeout values are in ticks */
159#define CFG_FLASH_ERASE_TOUT (20*CFG_HZ) /* Timeout for Flash Erase */
160#define CFG_FLASH_WRITE_TOUT (20*CFG_HZ) /* Timeout for Flash Write */
161#define CFG_MAX_FLASH_SECT 128
162#define CFG_ENV_SIZE 32768
163
164#define PHYS_FLASH_1 (CFG_FLASH_BASE)
165
166#endif /* __CONFIG_H */