]>
Commit | Line | Data |
---|---|---|
12916829 DF |
1 | /* |
2 | * Configuration for Versatile Express. Parts were derived from other ARM | |
3 | * configurations. | |
4 | * | |
5 | * SPDX-License-Identifier: GPL-2.0+ | |
6 | */ | |
7 | ||
8 | #ifndef __VEXPRESS_AEMV8A_H | |
9 | #define __VEXPRESS_AEMV8A_H | |
10 | ||
d280ea00 | 11 | /* We use generic board and device manager for v8 Versatile Express */ |
03ca6a39 LW |
12 | #define CONFIG_SYS_GENERIC_BOARD |
13 | ||
f91afc4d | 14 | #ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP |
261d2760 | 15 | #ifndef CONFIG_SEMIHOSTING |
f91afc4d | 16 | #error CONFIG_TARGET_VEXPRESS64_BASE_FVP requires CONFIG_SEMIHOSTING |
261d2760 | 17 | #endif |
261d2760 DR |
18 | #define CONFIG_ARMV8_SWITCH_TO_EL1 |
19 | #endif | |
20 | ||
12916829 DF |
21 | #define CONFIG_REMAKE_ELF |
22 | ||
12916829 DF |
23 | #define CONFIG_SUPPORT_RAW_INITRD |
24 | ||
25 | /* Cache Definitions */ | |
26 | #define CONFIG_SYS_DCACHE_OFF | |
27 | #define CONFIG_SYS_ICACHE_OFF | |
28 | ||
29 | #define CONFIG_IDENT_STRING " vexpress_aemv8a" | |
30 | #define CONFIG_BOOTP_VCI_STRING "U-boot.armv8.vexpress_aemv8a" | |
31 | ||
32 | /* Link Definitions */ | |
f91afc4d | 33 | #ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP |
261d2760 DR |
34 | /* ATF loads u-boot here for BASE_FVP model */ |
35 | #define CONFIG_SYS_TEXT_BASE 0x88000000 | |
36 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x03f00000) | |
ffc10373 LW |
37 | #elif CONFIG_TARGET_VEXPRESS64_JUNO |
38 | #define CONFIG_SYS_TEXT_BASE 0xe0000000 | |
39 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0) | |
261d2760 | 40 | #else |
03314f0e | 41 | #error "Unknown board variant" |
261d2760 | 42 | #endif |
12916829 DF |
43 | |
44 | /* Flat Device Tree Definitions */ | |
45 | #define CONFIG_OF_LIBFDT | |
46 | ||
12916829 DF |
47 | /* CS register bases for the original memory map. */ |
48 | #define V2M_PA_CS0 0x00000000 | |
49 | #define V2M_PA_CS1 0x14000000 | |
50 | #define V2M_PA_CS2 0x18000000 | |
51 | #define V2M_PA_CS3 0x1c000000 | |
52 | #define V2M_PA_CS4 0x0c000000 | |
53 | #define V2M_PA_CS5 0x10000000 | |
54 | ||
55 | #define V2M_PERIPH_OFFSET(x) (x << 16) | |
56 | #define V2M_SYSREGS (V2M_PA_CS3 + V2M_PERIPH_OFFSET(1)) | |
57 | #define V2M_SYSCTL (V2M_PA_CS3 + V2M_PERIPH_OFFSET(2)) | |
58 | #define V2M_SERIAL_BUS_PCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(3)) | |
59 | ||
60 | #define V2M_BASE 0x80000000 | |
61 | ||
12916829 DF |
62 | /* Common peripherals relative to CS7. */ |
63 | #define V2M_AACI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(4)) | |
64 | #define V2M_MMCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(5)) | |
65 | #define V2M_KMI0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(6)) | |
66 | #define V2M_KMI1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(7)) | |
67 | ||
ffc10373 LW |
68 | #ifdef CONFIG_TARGET_VEXPRESS64_JUNO |
69 | #define V2M_UART0 0x7ff80000 | |
70 | #define V2M_UART1 0x7ff70000 | |
71 | #else /* Not Juno */ | |
12916829 DF |
72 | #define V2M_UART0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(9)) |
73 | #define V2M_UART1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(10)) | |
74 | #define V2M_UART2 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(11)) | |
75 | #define V2M_UART3 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(12)) | |
ffc10373 | 76 | #endif |
12916829 DF |
77 | |
78 | #define V2M_WDT (V2M_PA_CS3 + V2M_PERIPH_OFFSET(15)) | |
79 | ||
80 | #define V2M_TIMER01 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(17)) | |
81 | #define V2M_TIMER23 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(18)) | |
82 | ||
83 | #define V2M_SERIAL_BUS_DVI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(22)) | |
84 | #define V2M_RTC (V2M_PA_CS3 + V2M_PERIPH_OFFSET(23)) | |
85 | ||
86 | #define V2M_CF (V2M_PA_CS3 + V2M_PERIPH_OFFSET(26)) | |
87 | ||
88 | #define V2M_CLCD (V2M_PA_CS3 + V2M_PERIPH_OFFSET(31)) | |
89 | ||
90 | /* System register offsets. */ | |
91 | #define V2M_SYS_CFGDATA (V2M_SYSREGS + 0x0a0) | |
92 | #define V2M_SYS_CFGCTRL (V2M_SYSREGS + 0x0a4) | |
93 | #define V2M_SYS_CFGSTAT (V2M_SYSREGS + 0x0a8) | |
94 | ||
95 | /* Generic Timer Definitions */ | |
96 | #define COUNTER_FREQUENCY (0x1800000) /* 24MHz */ | |
97 | ||
98 | /* Generic Interrupt Controller Definitions */ | |
c71645ad DF |
99 | #ifdef CONFIG_GICV3 |
100 | #define GICD_BASE (0x2f000000) | |
101 | #define GICR_BASE (0x2f100000) | |
102 | #else | |
261d2760 | 103 | |
f91afc4d | 104 | #ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP |
261d2760 DR |
105 | #define GICD_BASE (0x2f000000) |
106 | #define GICC_BASE (0x2c000000) | |
ffc10373 LW |
107 | #elif CONFIG_TARGET_VEXPRESS64_JUNO |
108 | #define GICD_BASE (0x2C010000) | |
109 | #define GICC_BASE (0x2C02f000) | |
261d2760 | 110 | #else |
03314f0e | 111 | #error "Unknown board variant" |
261d2760 | 112 | #endif |
03314f0e | 113 | #endif /* !CONFIG_GICV3 */ |
12916829 | 114 | |
12916829 | 115 | /* Size of malloc() pool */ |
5bcae13e | 116 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (8 << 20)) |
12916829 | 117 | |
b31f9d7a LW |
118 | /* Ethernet Configuration */ |
119 | #ifdef CONFIG_TARGET_VEXPRESS64_JUNO | |
120 | /* The real hardware Versatile express uses SMSC9118 */ | |
121 | #define CONFIG_SMC911X 1 | |
122 | #define CONFIG_SMC911X_32_BIT 1 | |
123 | #define CONFIG_SMC911X_BASE (0x018000000) | |
124 | #else | |
125 | /* The Vexpress64 simulators use SMSC91C111 */ | |
3865ceb7 BS |
126 | #define CONFIG_SMC91111 1 |
127 | #define CONFIG_SMC91111_BASE (0x01A000000) | |
b31f9d7a | 128 | #endif |
12916829 DF |
129 | |
130 | /* PL011 Serial Configuration */ | |
d280ea00 | 131 | #define CONFIG_BAUDRATE 115200 |
d8bafe13 | 132 | #define CONFIG_CONS_INDEX 0 |
d280ea00 | 133 | #define CONFIG_PL01X_SERIAL |
12916829 | 134 | #define CONFIG_PL011_SERIAL |
ffc10373 LW |
135 | #ifdef CONFIG_TARGET_VEXPRESS64_JUNO |
136 | #define CONFIG_PL011_CLOCK 7273800 | |
137 | #else | |
12916829 | 138 | #define CONFIG_PL011_CLOCK 24000000 |
ffc10373 | 139 | #endif |
12916829 DF |
140 | |
141 | /* Command line configuration */ | |
142 | #define CONFIG_MENU | |
143 | /*#define CONFIG_MENU_SHOW*/ | |
144 | #define CONFIG_CMD_CACHE | |
145 | #define CONFIG_CMD_BDI | |
67172528 TR |
146 | #define CONFIG_CMD_BOOTI |
147 | #define CONFIG_CMD_UNZIP | |
12916829 DF |
148 | #define CONFIG_CMD_DHCP |
149 | #define CONFIG_CMD_PXE | |
150 | #define CONFIG_CMD_ENV | |
12916829 | 151 | #define CONFIG_CMD_IMI |
ffc10373 | 152 | #define CONFIG_CMD_LOADB |
12916829 DF |
153 | #define CONFIG_CMD_MEMORY |
154 | #define CONFIG_CMD_MII | |
12916829 DF |
155 | #define CONFIG_CMD_PING |
156 | #define CONFIG_CMD_SAVEENV | |
157 | #define CONFIG_CMD_RUN | |
158 | #define CONFIG_CMD_BOOTD | |
159 | #define CONFIG_CMD_ECHO | |
160 | #define CONFIG_CMD_SOURCE | |
161 | #define CONFIG_CMD_FAT | |
162 | #define CONFIG_DOS_PARTITION | |
163 | ||
164 | /* BOOTP options */ | |
165 | #define CONFIG_BOOTP_BOOTFILESIZE | |
166 | #define CONFIG_BOOTP_BOOTPATH | |
167 | #define CONFIG_BOOTP_GATEWAY | |
168 | #define CONFIG_BOOTP_HOSTNAME | |
169 | #define CONFIG_BOOTP_PXE | |
170 | #define CONFIG_BOOTP_PXE_CLIENTARCH 0x100 | |
171 | ||
172 | /* Miscellaneous configurable options */ | |
173 | #define CONFIG_SYS_LOAD_ADDR (V2M_BASE + 0x10000000) | |
174 | ||
175 | /* Physical Memory Map */ | |
176 | #define CONFIG_NR_DRAM_BANKS 1 | |
177 | #define PHYS_SDRAM_1 (V2M_BASE) /* SDRAM Bank #1 */ | |
30355708 LW |
178 | /* Top 16MB reserved for secure world use */ |
179 | #define DRAM_SEC_SIZE 0x01000000 | |
180 | #define PHYS_SDRAM_1_SIZE 0x80000000 - DRAM_SEC_SIZE | |
181 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
182 | ||
183 | /* Enable memtest */ | |
184 | #define CONFIG_CMD_MEMTEST | |
185 | #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_1 | |
186 | #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE) | |
12916829 DF |
187 | |
188 | /* Initial environment variables */ | |
10d1491b LW |
189 | #ifdef CONFIG_TARGET_VEXPRESS64_JUNO |
190 | /* | |
191 | * Defines where the kernel and FDT exist in NOR flash and where it will | |
192 | * be copied into DRAM | |
193 | */ | |
194 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
195 | "kernel_name=Image\0" \ | |
196 | "kernel_addr=0x80000000\0" \ | |
197 | "fdt_name=juno\0" \ | |
198 | "fdt_addr=0x83000000\0" \ | |
199 | "fdt_high=0xffffffffffffffff\0" \ | |
200 | "initrd_high=0xffffffffffffffff\0" \ | |
201 | ||
202 | /* Assume we boot with root on the first partition of a USB stick */ | |
203 | #define CONFIG_BOOTARGS "console=ttyAMA0,115200n8 " \ | |
204 | "root=/dev/sda1 rw " \ | |
33665f7c | 205 | "rootwait "\ |
10d1491b LW |
206 | "earlyprintk=pl011,0x7ff80000 debug user_debug=31 "\ |
207 | "loglevel=9" | |
208 | ||
209 | /* Copy the kernel and FDT to DRAM memory and boot */ | |
210 | #define CONFIG_BOOTCOMMAND "afs load ${kernel_name} ${kernel_addr} ; " \ | |
211 | "afs load ${fdt_name} ${fdt_addr} ; " \ | |
212 | "fdt addr ${fdt_addr}; fdt resize; " \ | |
213 | "booti ${kernel_addr} - ${fdt_addr}" | |
214 | ||
215 | #define CONFIG_BOOTDELAY 1 | |
216 | ||
217 | #elif CONFIG_TARGET_VEXPRESS64_BASE_FVP | |
261d2760 | 218 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
1fd0f92e | 219 | "kernel_name=Image\0" \ |
49995ffe | 220 | "kernel_addr=0x80000000\0" \ |
261d2760 | 221 | "initrd_name=ramdisk.img\0" \ |
49995ffe LW |
222 | "initrd_addr=0x88000000\0" \ |
223 | "fdt_name=devtree.dtb\0" \ | |
224 | "fdt_addr=0x83000000\0" \ | |
261d2760 DR |
225 | "fdt_high=0xffffffffffffffff\0" \ |
226 | "initrd_high=0xffffffffffffffff\0" | |
227 | ||
228 | #define CONFIG_BOOTARGS "console=ttyAMA0 earlyprintk=pl011,"\ | |
229 | "0x1c090000 debug user_debug=31 "\ | |
230 | "loglevel=9" | |
231 | ||
49995ffe | 232 | #define CONFIG_BOOTCOMMAND "smhload ${kernel_name} ${kernel_addr}; " \ |
1fd0f92e LW |
233 | "smhload ${fdt_name} ${fdt_addr}; " \ |
234 | "smhload ${initrd_name} ${initrd_addr} initrd_end; " \ | |
235 | "fdt addr ${fdt_addr}; fdt resize; " \ | |
236 | "fdt chosen ${initrd_addr} ${initrd_end}; " \ | |
237 | "booti $kernel_addr - $fdt_addr" | |
261d2760 DR |
238 | |
239 | #define CONFIG_BOOTDELAY 1 | |
240 | ||
241 | #else | |
03314f0e | 242 | #error "Unknown board variant" |
261d2760 | 243 | #endif |
12916829 DF |
244 | |
245 | /* Do not preserve environment */ | |
246 | #define CONFIG_ENV_IS_NOWHERE 1 | |
247 | #define CONFIG_ENV_SIZE 0x1000 | |
248 | ||
249 | /* Monitor Command Prompt */ | |
250 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
251 | #define CONFIG_SYS_PROMPT "VExpress64# " | |
252 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
253 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
254 | #define CONFIG_SYS_HUSH_PARSER | |
12916829 DF |
255 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
256 | #define CONFIG_SYS_LONGHELP | |
5bcae13e | 257 | #define CONFIG_CMDLINE_EDITING |
12916829 DF |
258 | #define CONFIG_SYS_MAXARGS 64 /* max command args */ |
259 | ||
14f264e6 LW |
260 | /* Flash memory is available on the Juno board only */ |
261 | #ifndef CONFIG_TARGET_VEXPRESS64_JUNO | |
262 | #define CONFIG_SYS_NO_FLASH | |
263 | #else | |
264 | #define CONFIG_CMD_FLASH | |
10d1491b | 265 | #define CONFIG_CMD_ARMFLASH |
14f264e6 LW |
266 | #define CONFIG_SYS_FLASH_CFI 1 |
267 | #define CONFIG_FLASH_CFI_DRIVER 1 | |
f19f389f | 268 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT |
14f264e6 LW |
269 | #define CONFIG_SYS_FLASH_BASE 0x08000000 |
270 | #define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MiB */ | |
271 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 | |
272 | ||
273 | /* Timeout values in ticks */ | |
274 | #define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Erase Timeout */ | |
275 | #define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Write Timeout */ | |
276 | ||
277 | /* 255 0x40000 sectors + first or last sector may have 4 erase regions = 259 */ | |
278 | #define CONFIG_SYS_MAX_FLASH_SECT 259 /* Max sectors */ | |
279 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* use buffered writes */ | |
280 | #define CONFIG_SYS_FLASH_PROTECTION /* The devices have real protection */ | |
281 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* flinfo indicates empty blocks */ | |
282 | ||
283 | #endif | |
284 | ||
12916829 | 285 | #endif /* __VEXPRESS_AEMV8A_H */ |