]>
Commit | Line | Data |
---|---|---|
8c653124 AW |
1 | /* |
2 | * Copyright 2013 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * Configuration settings for the Freescale Vybrid vf610twr board. | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
8c653124 AW |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
12 | #include <asm/arch/imx-regs.h> | |
8c653124 | 13 | |
18fb0e3c | 14 | #define CONFIG_SYS_FSL_CLK |
8c653124 AW |
15 | |
16 | #define CONFIG_MACH_TYPE 4146 | |
17 | ||
18 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
19 | ||
20 | /* Enable passing of ATAGs */ | |
21 | #define CONFIG_CMDLINE_TAG | |
22 | ||
23 | #define CONFIG_CMD_FUSE | |
24 | #ifdef CONFIG_CMD_FUSE | |
25 | #define CONFIG_MXC_OCOTP | |
26 | #endif | |
27 | ||
28 | /* Size of malloc() pool */ | |
29 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024) | |
30 | ||
8c653124 AW |
31 | /* Allow to overwrite serial and ethaddr */ |
32 | #define CONFIG_ENV_OVERWRITE | |
8c653124 | 33 | |
d6d07a9b SA |
34 | /* NAND support */ |
35 | #define CONFIG_CMD_NAND | |
36 | #define CONFIG_CMD_NAND_TRIMFFS | |
8fca2d8c | 37 | #define CONFIG_SYS_NAND_ONFI_DETECTION |
d6d07a9b SA |
38 | |
39 | #ifdef CONFIG_CMD_NAND | |
d6d07a9b SA |
40 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
41 | #define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR | |
42 | ||
43 | /* UBI */ | |
d6d07a9b | 44 | #define CONFIG_CMD_UBIFS |
d6d07a9b SA |
45 | #define CONFIG_RBTREE |
46 | #define CONFIG_LZO | |
d6d07a9b SA |
47 | |
48 | /* Dynamic MTD partition support */ | |
49 | #define CONFIG_CMD_MTDPARTS | |
50 | #define CONFIG_MTD_PARTITIONS | |
51 | #define CONFIG_MTD_DEVICE | |
52 | #define MTDIDS_DEFAULT "nand0=fsl_nfc" | |
53 | #define MTDPARTS_DEFAULT "mtdparts=fsl_nfc:" \ | |
54 | "128k(vf-bcb)ro," \ | |
55 | "1408k(u-boot)ro," \ | |
56 | "512k(u-boot-env)," \ | |
57 | "4m(kernel)," \ | |
58 | "512k(fdt)," \ | |
59 | "-(rootfs)" | |
60 | #endif | |
61 | ||
8c653124 AW |
62 | #define CONFIG_FSL_ESDHC |
63 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
64 | #define CONFIG_SYS_FSL_ESDHC_NUM 1 | |
65 | ||
8c653124 AW |
66 | #define CONFIG_FEC_MXC |
67 | #define CONFIG_MII | |
68 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
69 | #define CONFIG_FEC_XCV_TYPE RMII | |
70 | #define CONFIG_FEC_MXC_PHYADDR 0 | |
71 | #define CONFIG_PHYLIB | |
72 | #define CONFIG_PHY_MICREL | |
73 | ||
cb6d04d6 | 74 | /* QSPI Configs*/ |
cb6d04d6 CF |
75 | |
76 | #ifdef CONFIG_FSL_QSPI | |
cb6d04d6 CF |
77 | #define FSL_QSPI_FLASH_SIZE (1 << 24) |
78 | #define FSL_QSPI_FLASH_NUM 2 | |
79 | #define CONFIG_SYS_FSL_QSPI_LE | |
80 | #endif | |
81 | ||
1221b3d7 | 82 | /* I2C Configs */ |
b089d039 | 83 | #define CONFIG_SYS_I2C |
84 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
85 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
86 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
b089d039 | 87 | #define CONFIG_SYS_SPD_BUS_NUM 0 |
1221b3d7 | 88 | |
8c653124 | 89 | |
cf04ad32 | 90 | #define CONFIG_SYS_LOAD_ADDR 0x82000000 |
b188067f SA |
91 | |
92 | /* We boot from the gfxRAM area of the OCRAM. */ | |
93 | #define CONFIG_SYS_TEXT_BASE 0x3f408000 | |
94 | #define CONFIG_BOARD_SIZE_LIMIT 524288 | |
8c653124 | 95 | |
cf04ad32 SA |
96 | /* |
97 | * We do have 128MB of memory on the Vybrid Tower board. Leave the last | |
98 | * 16MB alone to avoid conflicts with Cortex-M4 firmwares running from | |
99 | * DDR3. Hence, limit the memory range for image processing to 112MB | |
100 | * using bootm_size. All of the following must be within this range. | |
101 | * We have the default load at 32MB into DDR (for the kernel), FDT at | |
102 | * 64MB and the ramdisk 512KB above that (allowing for hopefully never | |
103 | * seen large trees). This allows a reasonable split between ramdisk | |
104 | * and kernel size, where the ram disk can be a bit larger. | |
105 | */ | |
106 | #define MEM_LAYOUT_ENV_SETTINGS \ | |
107 | "bootm_size=0x07000000\0" \ | |
108 | "loadaddr=0x82000000\0" \ | |
109 | "kernel_addr_r=0x82000000\0" \ | |
110 | "fdt_addr=0x84000000\0" \ | |
111 | "fdt_addr_r=0x84000000\0" \ | |
112 | "rdaddr=0x84080000\0" \ | |
113 | "ramdisk_addr_r=0x84080000\0" | |
114 | ||
ca21f61e | 115 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
cf04ad32 | 116 | MEM_LAYOUT_ENV_SETTINGS \ |
ca21f61e | 117 | "script=boot.scr\0" \ |
c0a5b081 | 118 | "image=zImage\0" \ |
ca21f61e | 119 | "console=ttyLP1\0" \ |
ca21f61e | 120 | "fdt_file=vf610-twr.dtb\0" \ |
ca21f61e OS |
121 | "boot_fdt=try\0" \ |
122 | "ip_dyn=yes\0" \ | |
123 | "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \ | |
124 | "mmcpart=1\0" \ | |
125 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
126 | "update_sd_firmware_filename=u-boot.imx\0" \ | |
127 | "update_sd_firmware=" \ | |
128 | "if test ${ip_dyn} = yes; then " \ | |
129 | "setenv get_cmd dhcp; " \ | |
130 | "else " \ | |
131 | "setenv get_cmd tftp; " \ | |
132 | "fi; " \ | |
133 | "if mmc dev ${mmcdev}; then " \ | |
134 | "if ${get_cmd} ${update_sd_firmware_filename}; then " \ | |
135 | "setexpr fw_sz ${filesize} / 0x200; " \ | |
136 | "setexpr fw_sz ${fw_sz} + 1; " \ | |
137 | "mmc write ${loadaddr} 0x2 ${fw_sz}; " \ | |
138 | "fi; " \ | |
139 | "fi\0" \ | |
140 | "mmcargs=setenv bootargs console=${console},${baudrate} " \ | |
141 | "root=${mmcroot}\0" \ | |
142 | "loadbootscript=" \ | |
143 | "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
144 | "bootscript=echo Running bootscript from mmc ...; " \ | |
145 | "source\0" \ | |
c0a5b081 | 146 | "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ |
ca21f61e OS |
147 | "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ |
148 | "mmcboot=echo Booting from mmc ...; " \ | |
149 | "run mmcargs; " \ | |
150 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
151 | "if run loadfdt; then " \ | |
c0a5b081 | 152 | "bootz ${loadaddr} - ${fdt_addr}; " \ |
ca21f61e OS |
153 | "else " \ |
154 | "if test ${boot_fdt} = try; then " \ | |
c0a5b081 | 155 | "bootz; " \ |
ca21f61e OS |
156 | "else " \ |
157 | "echo WARN: Cannot load the DT; " \ | |
158 | "fi; " \ | |
159 | "fi; " \ | |
160 | "else " \ | |
c0a5b081 | 161 | "bootz; " \ |
ca21f61e OS |
162 | "fi;\0" \ |
163 | "netargs=setenv bootargs console=${console},${baudrate} " \ | |
164 | "root=/dev/nfs " \ | |
165 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
166 | "netboot=echo Booting from net ...; " \ | |
167 | "run netargs; " \ | |
168 | "if test ${ip_dyn} = yes; then " \ | |
169 | "setenv get_cmd dhcp; " \ | |
170 | "else " \ | |
171 | "setenv get_cmd tftp; " \ | |
172 | "fi; " \ | |
c0a5b081 | 173 | "${get_cmd} ${image}; " \ |
ca21f61e OS |
174 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ |
175 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
c0a5b081 | 176 | "bootz ${loadaddr} - ${fdt_addr}; " \ |
ca21f61e OS |
177 | "else " \ |
178 | "if test ${boot_fdt} = try; then " \ | |
c0a5b081 | 179 | "bootz; " \ |
ca21f61e OS |
180 | "else " \ |
181 | "echo WARN: Cannot load the DT; " \ | |
182 | "fi; " \ | |
183 | "fi; " \ | |
184 | "else " \ | |
c0a5b081 | 185 | "bootz; " \ |
ca21f61e OS |
186 | "fi;\0" |
187 | ||
188 | #define CONFIG_BOOTCOMMAND \ | |
189 | "mmc dev ${mmcdev}; if mmc rescan; then " \ | |
190 | "if run loadbootscript; then " \ | |
191 | "run bootscript; " \ | |
192 | "else " \ | |
c0a5b081 | 193 | "if run loadimage; then " \ |
ca21f61e OS |
194 | "run mmcboot; " \ |
195 | "else run netboot; " \ | |
196 | "fi; " \ | |
197 | "fi; " \ | |
198 | "else run netboot; fi" | |
199 | ||
8c653124 AW |
200 | /* Miscellaneous configurable options */ |
201 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
8c653124 AW |
202 | #undef CONFIG_AUTO_COMPLETE |
203 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
204 | #define CONFIG_SYS_PBSIZE \ | |
205 | (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
206 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
207 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
208 | ||
8c653124 AW |
209 | #define CONFIG_SYS_MEMTEST_START 0x80010000 |
210 | #define CONFIG_SYS_MEMTEST_END 0x87C00000 | |
211 | ||
8c653124 AW |
212 | /* Physical memory map */ |
213 | #define CONFIG_NR_DRAM_BANKS 1 | |
214 | #define PHYS_SDRAM (0x80000000) | |
215 | #define PHYS_SDRAM_SIZE (128 * 1024 * 1024) | |
216 | ||
217 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
218 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
219 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
220 | ||
221 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
222 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
223 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
224 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
225 | ||
d6d07a9b | 226 | #ifdef CONFIG_ENV_IS_IN_MMC |
8c653124 | 227 | #define CONFIG_ENV_SIZE (8 * 1024) |
8c653124 AW |
228 | |
229 | #define CONFIG_ENV_OFFSET (12 * 64 * 1024) | |
230 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
d6d07a9b SA |
231 | #endif |
232 | ||
233 | #ifdef CONFIG_ENV_IS_IN_NAND | |
234 | #define CONFIG_ENV_SIZE (64 * 2048) | |
235 | #define CONFIG_ENV_SECT_SIZE (64 * 2048) | |
236 | #define CONFIG_ENV_RANGE (512 * 1024) | |
237 | #define CONFIG_ENV_OFFSET 0x180000 | |
238 | #endif | |
8c653124 | 239 | |
8c653124 | 240 | #endif |