]>
Commit | Line | Data |
---|---|---|
c2e49f70 RA |
1 | /* |
2 | * esd vme8349 U-Boot configuration file | |
3 | * Copyright (c) 2008, 2009 esd gmbh Hannover Germany | |
4 | * | |
2ae18241 | 5 | * (C) Copyright 2006-2010 |
c2e49f70 RA |
6 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
7 | * | |
8 | * reinhard.arlt@esd-electronics.de | |
9 | * Based on the MPC8349EMDS config. | |
10 | * | |
3765b3e7 | 11 | * SPDX-License-Identifier: GPL-2.0+ |
c2e49f70 RA |
12 | */ |
13 | ||
14 | /* | |
15 | * vme8349 board configuration file. | |
16 | */ | |
17 | ||
18 | #ifndef __CONFIG_H | |
19 | #define __CONFIG_H | |
20 | ||
1dee9be6 RA |
21 | /* |
22 | * Top level Makefile configuration choices | |
23 | */ | |
2ae18241 | 24 | #ifdef CONFIG_CADDY2 |
1dee9be6 RA |
25 | #define VME_CADDY2 |
26 | #endif | |
27 | ||
c2e49f70 RA |
28 | /* |
29 | * High Level Configuration Options | |
30 | */ | |
31 | #define CONFIG_E300 1 /* E300 Family */ | |
32 | #define CONFIG_MPC83xx 1 /* MPC83xx family */ | |
33 | #define CONFIG_MPC834x 1 /* MPC834x family */ | |
34 | #define CONFIG_MPC8349 1 /* MPC8349 specific */ | |
35 | #define CONFIG_VME8349 1 /* ESD VME8349 board specific */ | |
36 | ||
2ae18241 WD |
37 | #define CONFIG_SYS_TEXT_BASE 0xFFF00000 |
38 | ||
1dee9be6 RA |
39 | #define CONFIG_MISC_INIT_R |
40 | ||
c2e49f70 RA |
41 | #define CONFIG_PCI |
42 | /* Don't enable PCI2 on vme834x - it doesn't exist physically. */ | |
43 | #undef CONFIG_MPC83XX_PCI2 /* support for 2nd PCI controller */ | |
44 | ||
2ae18241 WD |
45 | #define CONFIG_PCI_66M |
46 | #ifdef CONFIG_PCI_66M | |
c2e49f70 RA |
47 | #define CONFIG_83XX_CLKIN 66000000 /* in Hz */ |
48 | #else | |
49 | #define CONFIG_83XX_CLKIN 33000000 /* in Hz */ | |
50 | #endif | |
51 | ||
52 | #ifndef CONFIG_SYS_CLK_FREQ | |
2ae18241 | 53 | #ifdef CONFIG_PCI_66M |
c2e49f70 RA |
54 | #define CONFIG_SYS_CLK_FREQ 66000000 |
55 | #define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_4X1 | |
56 | #else | |
57 | #define CONFIG_SYS_CLK_FREQ 33000000 | |
58 | #define HRCWL_CSB_TO_CLKIN HRCWL_CSB_TO_CLKIN_8X1 | |
59 | #endif | |
60 | #endif | |
61 | ||
62 | #define CONFIG_SYS_IMMR 0xE0000000 | |
63 | ||
64 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ | |
65 | #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */ | |
66 | #define CONFIG_SYS_MEMTEST_END 0x00100000 | |
67 | ||
68 | /* | |
69 | * DDR Setup | |
70 | */ | |
71 | #define CONFIG_DDR_ECC /* only for ECC DDR module */ | |
72 | #define CONFIG_DDR_ECC_CMD /* use DDR ECC user commands */ | |
1dee9be6 RA |
73 | #define CONFIG_SPD_EEPROM |
74 | #define SPD_EEPROM_ADDRESS 0x54 | |
75 | #define CONFIG_SYS_READ_SPD vme8349_read_spd | |
c2e49f70 RA |
76 | #define CONFIG_SYS_83XX_DDR_USES_CS0 /* esd; Fsl board uses CS2/CS3 */ |
77 | ||
78 | /* | |
79 | * 32-bit data path mode. | |
80 | * | |
81 | * Please note that using this mode for devices with the real density of 64-bit | |
82 | * effectively reduces the amount of available memory due to the effect of | |
83 | * wrapping around while translating address to row/columns, for example in the | |
84 | * 256MB module the upper 128MB get aliased with contents of the lower | |
85 | * 128MB); normally this define should be used for devices with real 32-bit | |
86 | * data path. | |
87 | */ | |
88 | #undef CONFIG_DDR_32BIT | |
89 | ||
90 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is sys memory*/ | |
91 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
92 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
2fef4020 JH |
93 | #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN \ |
94 | | DDR_SDRAM_CLK_CNTL_CLK_ADJUST_075) | |
c2e49f70 | 95 | #define CONFIG_DDR_2T_TIMING |
2fef4020 JH |
96 | #define CONFIG_SYS_DDRCDR (DDRCDR_DHC_EN \ |
97 | | DDRCDR_ODT \ | |
98 | | DDRCDR_Q_DRN) | |
99 | /* 0x80080001 */ | |
c2e49f70 RA |
100 | |
101 | /* | |
102 | * FLASH on the Local Bus | |
103 | */ | |
104 | #define CONFIG_SYS_FLASH_CFI | |
105 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ | |
1dee9be6 RA |
106 | #ifdef VME_CADDY2 |
107 | #define CONFIG_SYS_FLASH_BASE 0xffc00000 /* start of FLASH */ | |
108 | #define CONFIG_SYS_FLASH_SIZE 4 /* flash size in MB */ | |
109 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \ | |
7d6a0982 JH |
110 | BR_PS_16 | /* 16bit */ \ |
111 | BR_MS_GPCM | /* MSEL = GPCM */ \ | |
112 | BR_V) /* valid */ | |
113 | ||
114 | #define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \ | |
115 | | OR_GPCM_XAM \ | |
116 | | OR_GPCM_CSNT \ | |
117 | | OR_GPCM_ACS_DIV2 \ | |
118 | | OR_GPCM_XACS \ | |
119 | | OR_GPCM_SCY_15 \ | |
120 | | OR_GPCM_TRLX_SET \ | |
121 | | OR_GPCM_EHTR_SET \ | |
122 | | OR_GPCM_EAD) | |
123 | /* 0xffc06ff7 */ | |
1dee9be6 | 124 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE |
7d6a0982 | 125 | #define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_4MB) |
1dee9be6 RA |
126 | #else |
127 | #define CONFIG_SYS_FLASH_BASE 0xf8000000 /* start of FLASH */ | |
128 | #define CONFIG_SYS_FLASH_SIZE 128 /* flash size in MB */ | |
c2e49f70 | 129 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \ |
7d6a0982 JH |
130 | BR_PS_16 | /* 16bit */ \ |
131 | BR_MS_GPCM | /* MSEL = GPCM */ \ | |
132 | BR_V) /* valid */ | |
133 | ||
134 | #define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \ | |
135 | | OR_GPCM_XAM \ | |
136 | | OR_GPCM_CSNT \ | |
137 | | OR_GPCM_ACS_DIV2 \ | |
138 | | OR_GPCM_XACS \ | |
139 | | OR_GPCM_SCY_15 \ | |
140 | | OR_GPCM_TRLX_SET \ | |
141 | | OR_GPCM_EHTR_SET \ | |
142 | | OR_GPCM_EAD) | |
143 | /* 0xf8006ff7 */ | |
c2e49f70 | 144 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE |
7d6a0982 | 145 | #define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_128MB) |
1dee9be6 RA |
146 | #endif |
147 | /* #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE */ | |
c2e49f70 | 148 | |
7d6a0982 JH |
149 | #define CONFIG_SYS_WINDOW1_BASE 0xf0000000 |
150 | #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_WINDOW1_BASE \ | |
151 | | BR_PS_32 \ | |
152 | | BR_MS_GPCM \ | |
153 | | BR_V) | |
154 | /* 0xF0001801 */ | |
155 | #define CONFIG_SYS_OR1_PRELIM (OR_AM_256KB \ | |
156 | | OR_GPCM_SETA) | |
157 | /* 0xfffc0208 */ | |
158 | #define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_WINDOW1_BASE | |
159 | #define CONFIG_SYS_LBLAWAR1_PRELIM (LBLAWAR_EN | LBLAWAR_256KB) | |
c2e49f70 RA |
160 | |
161 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
162 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device*/ | |
163 | ||
164 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
165 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase TO (ms) */ | |
166 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write TO (ms) */ | |
167 | ||
c7357a2b | 168 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
c2e49f70 RA |
169 | |
170 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) | |
171 | #define CONFIG_SYS_RAMBOOT | |
172 | #else | |
1dee9be6 | 173 | #undef CONFIG_SYS_RAMBOOT |
c2e49f70 RA |
174 | #endif |
175 | ||
176 | #define CONFIG_SYS_INIT_RAM_LOCK 1 | |
177 | #define CONFIG_SYS_INIT_RAM_ADDR 0xF7000000 /* Initial RAM addr */ | |
553f0982 | 178 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* size */ |
c2e49f70 | 179 | |
553f0982 | 180 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ |
25ddd1fb | 181 | GENERATED_GBL_DATA_SIZE) |
c2e49f70 RA |
182 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
183 | ||
184 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB */ | |
c8a90646 | 185 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Malloc size */ |
c2e49f70 RA |
186 | |
187 | /* | |
188 | * Local Bus LCRR and LBCR regs | |
1dee9be6 | 189 | * LCRR: no DLL bypass, Clock divider is 4 |
c2e49f70 RA |
190 | * External Local Bus rate is |
191 | * CLKIN * HRCWL_CSB_TO_CLKIN / HRCWL_LCL_BUS_TO_SCB_CLK / LCRR_CLKDIV | |
192 | */ | |
c7190f02 | 193 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_4 |
c2e49f70 RA |
194 | #define CONFIG_SYS_LBC_LBCR 0x00000000 |
195 | ||
196 | #undef CONFIG_SYS_LB_SDRAM /* if board has SDRAM on local bus */ | |
197 | ||
198 | /* | |
199 | * Serial Port | |
200 | */ | |
201 | #define CONFIG_CONS_INDEX 1 | |
c2e49f70 RA |
202 | #define CONFIG_SYS_NS16550 |
203 | #define CONFIG_SYS_NS16550_SERIAL | |
204 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
205 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
206 | ||
207 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
c7357a2b | 208 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} |
c2e49f70 RA |
209 | |
210 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500) | |
211 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600) | |
212 | ||
213 | #define CONFIG_CMDLINE_EDITING /* add command line history */ | |
a059e90e | 214 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ |
c2e49f70 RA |
215 | /* Use the HUSH parser */ |
216 | #define CONFIG_SYS_HUSH_PARSER | |
c2e49f70 RA |
217 | |
218 | /* pass open firmware flat tree */ | |
219 | #define CONFIG_OF_LIBFDT | |
220 | #define CONFIG_OF_BOARD_SETUP | |
221 | #define CONFIG_OF_STDOUT_VIA_ALIAS | |
222 | ||
223 | /* I2C */ | |
00f792e0 HS |
224 | #define CONFIG_SYS_I2C |
225 | #define CONFIG_SYS_I2C_FSL | |
226 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
227 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
228 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
229 | #define CONFIG_SYS_FSL_I2C2_SPEED 400000 | |
230 | #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F | |
231 | #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100 | |
232 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} } | |
efaf6f1b | 233 | /* could also use CONFIG_I2C_MULTI_BUS and CONFIG_SYS_SPD_BUS_NUM... */ |
c2e49f70 RA |
234 | |
235 | #define CONFIG_SYS_I2C_8574_ADDR2 0x20 /* I2C1, PCF8574 */ | |
236 | ||
237 | /* TSEC */ | |
238 | #define CONFIG_SYS_TSEC1_OFFSET 0x24000 | |
239 | #define CONFIG_SYS_TSEC1 (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC1_OFFSET) | |
240 | #define CONFIG_SYS_TSEC2_OFFSET 0x25000 | |
241 | #define CONFIG_SYS_TSEC2 (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC2_OFFSET) | |
242 | ||
243 | /* | |
244 | * General PCI | |
245 | * Addresses are mapped 1-1. | |
246 | */ | |
247 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 | |
248 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
249 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ | |
250 | #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000 | |
251 | #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE | |
252 | #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */ | |
253 | #define CONFIG_SYS_PCI1_IO_BASE 0x00000000 | |
254 | #define CONFIG_SYS_PCI1_IO_PHYS 0xE2000000 | |
255 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */ | |
256 | ||
257 | #define CONFIG_SYS_PCI2_MEM_BASE 0xA0000000 | |
258 | #define CONFIG_SYS_PCI2_MEM_PHYS CONFIG_SYS_PCI2_MEM_BASE | |
259 | #define CONFIG_SYS_PCI2_MEM_SIZE 0x10000000 /* 256M */ | |
260 | #define CONFIG_SYS_PCI2_MMIO_BASE 0xB0000000 | |
261 | #define CONFIG_SYS_PCI2_MMIO_PHYS CONFIG_SYS_PCI2_MMIO_BASE | |
262 | #define CONFIG_SYS_PCI2_MMIO_SIZE 0x10000000 /* 256M */ | |
263 | #define CONFIG_SYS_PCI2_IO_BASE 0x00000000 | |
264 | #define CONFIG_SYS_PCI2_IO_PHYS 0xE2100000 | |
265 | #define CONFIG_SYS_PCI2_IO_SIZE 0x00100000 /* 1M */ | |
266 | ||
267 | #if defined(CONFIG_PCI) | |
268 | ||
269 | #define PCI_64BIT | |
270 | #define PCI_ONE_PCI1 | |
271 | #if defined(PCI_64BIT) | |
272 | #undef PCI_ALL_PCI1 | |
273 | #undef PCI_TWO_PCI1 | |
274 | #undef PCI_ONE_PCI1 | |
275 | #endif | |
276 | ||
1dee9be6 | 277 | #ifndef VME_CADDY2 |
1dee9be6 RA |
278 | #endif |
279 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
c2e49f70 RA |
280 | |
281 | #undef CONFIG_EEPRO100 | |
282 | #undef CONFIG_TULIP | |
283 | ||
284 | #if !defined(CONFIG_PCI_PNP) | |
285 | #define PCI_ENET0_IOADDR 0xFIXME | |
286 | #define PCI_ENET0_MEMADDR 0xFIXME | |
287 | #define PCI_IDSEL_NUMBER 0xFIXME | |
288 | #endif | |
289 | ||
1dee9be6 RA |
290 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
291 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ | |
292 | ||
c2e49f70 RA |
293 | #endif /* CONFIG_PCI */ |
294 | ||
295 | /* | |
296 | * TSEC configuration | |
297 | */ | |
1dee9be6 RA |
298 | #ifdef VME_CADDY2 |
299 | #define CONFIG_E1000 | |
300 | #else | |
c2e49f70 | 301 | #define CONFIG_TSEC_ENET /* TSEC ethernet support */ |
1dee9be6 | 302 | #endif |
c2e49f70 RA |
303 | |
304 | #if defined(CONFIG_TSEC_ENET) | |
c2e49f70 | 305 | |
1dee9be6 | 306 | #define CONFIG_GMII /* MII PHY management */ |
c2e49f70 RA |
307 | #define CONFIG_TSEC1 |
308 | #define CONFIG_TSEC1_NAME "TSEC0" | |
309 | #define CONFIG_TSEC2 | |
310 | #define CONFIG_TSEC2_NAME "TSEC1" | |
311 | #define CONFIG_PHY_M88E1111 | |
312 | #define TSEC1_PHY_ADDR 0x08 | |
313 | #define TSEC2_PHY_ADDR 0x10 | |
314 | #define TSEC1_PHYIDX 0 | |
315 | #define TSEC2_PHYIDX 0 | |
316 | #define TSEC1_FLAGS TSEC_GIGABIT | |
317 | #define TSEC2_FLAGS TSEC_GIGABIT | |
318 | ||
319 | /* Options are: TSEC[0-1] */ | |
320 | #define CONFIG_ETHPRIME "TSEC0" | |
321 | ||
322 | #endif /* CONFIG_TSEC_ENET */ | |
323 | ||
324 | /* | |
325 | * Environment | |
326 | */ | |
327 | #ifndef CONFIG_SYS_RAMBOOT | |
328 | #define CONFIG_ENV_IS_IN_FLASH | |
329 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0xc0000) | |
330 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */ | |
331 | #define CONFIG_ENV_SIZE 0x2000 | |
332 | ||
333 | /* Address and size of Redundant Environment Sector */ | |
334 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE) | |
335 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
336 | ||
337 | #else | |
338 | #define CONFIG_SYS_NO_FLASH /* Flash is not usable now */ | |
339 | #define CONFIG_ENV_IS_NOWHERE /* Store ENV in memory only */ | |
340 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) | |
341 | #define CONFIG_ENV_SIZE 0x2000 | |
342 | #endif | |
343 | ||
344 | #define CONFIG_LOADS_ECHO /* echo on for serial download */ | |
345 | #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ | |
346 | ||
347 | /* | |
348 | * BOOTP options | |
349 | */ | |
350 | #define CONFIG_BOOTP_BOOTFILESIZE | |
351 | #define CONFIG_BOOTP_BOOTPATH | |
352 | #define CONFIG_BOOTP_GATEWAY | |
353 | #define CONFIG_BOOTP_HOSTNAME | |
354 | ||
355 | /* | |
356 | * Command line configuration. | |
357 | */ | |
358 | #include <config_cmd_default.h> | |
359 | ||
360 | #define CONFIG_CMD_I2C | |
361 | #define CONFIG_CMD_MII | |
362 | #define CONFIG_CMD_PING | |
363 | #define CONFIG_CMD_DATE | |
364 | #define CONFIG_SYS_RTC_BUS_NUM 0x01 | |
365 | #define CONFIG_SYS_I2C_RTC_ADDR 0x32 | |
366 | #define CONFIG_RTC_RX8025 | |
367 | #define CONFIG_CMD_TSI148 | |
368 | ||
369 | #if defined(CONFIG_PCI) | |
370 | #define CONFIG_CMD_PCI | |
371 | #endif | |
372 | ||
373 | #if defined(CONFIG_SYS_RAMBOOT) | |
374 | #undef CONFIG_CMD_ENV | |
375 | #undef CONFIG_CMD_LOADS | |
376 | #endif | |
377 | ||
378 | #define CONFIG_CMD_ELF | |
379 | /* Pass Ethernet MAC to VxWorks */ | |
380 | #define CONFIG_SYS_VXWORKS_MAC_PTR 0x000043f0 | |
381 | ||
382 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
383 | ||
384 | /* | |
385 | * Miscellaneous configurable options | |
386 | */ | |
387 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
388 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
389 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
390 | ||
391 | #if defined(CONFIG_CMD_KGDB) | |
392 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
393 | #else | |
394 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
395 | #endif | |
396 | ||
397 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
398 | #define CONFIG_SYS_MAXARGS 16 /* max num of command args */ | |
399 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buf Size */ | |
400 | #define CONFIG_SYS_HZ 1000 /* decr freq: 1ms ticks */ | |
401 | ||
402 | /* | |
403 | * For booting Linux, the board info and command line data | |
9f530d59 | 404 | * have to be in the first 256 MB of memory, since this is |
c2e49f70 RA |
405 | * the maximum mapped by the Linux kernel during initialization. |
406 | */ | |
9f530d59 | 407 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Init Memory map for Linux*/ |
c2e49f70 RA |
408 | |
409 | #define CONFIG_SYS_RCWH_PCIHOST 0x80000000 /* PCIHOST */ | |
410 | ||
411 | #define CONFIG_SYS_HRCW_LOW (\ | |
412 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ | |
413 | HRCWL_DDR_TO_SCB_CLK_1X1 |\ | |
414 | HRCWL_CSB_TO_CLKIN |\ | |
415 | HRCWL_VCO_1X2 |\ | |
416 | HRCWL_CORE_TO_CSB_2X1) | |
417 | ||
418 | #if defined(PCI_64BIT) | |
419 | #define CONFIG_SYS_HRCW_HIGH (\ | |
420 | HRCWH_PCI_HOST |\ | |
421 | HRCWH_64_BIT_PCI |\ | |
422 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
423 | HRCWH_PCI2_ARBITER_DISABLE |\ | |
424 | HRCWH_CORE_ENABLE |\ | |
425 | HRCWH_FROM_0X00000100 |\ | |
426 | HRCWH_BOOTSEQ_DISABLE |\ | |
427 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
428 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
429 | HRCWH_TSEC1M_IN_GMII |\ | |
430 | HRCWH_TSEC2M_IN_GMII) | |
431 | #else | |
432 | #define CONFIG_SYS_HRCW_HIGH (\ | |
433 | HRCWH_PCI_HOST |\ | |
434 | HRCWH_32_BIT_PCI |\ | |
435 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
436 | HRCWH_PCI2_ARBITER_ENABLE |\ | |
437 | HRCWH_CORE_ENABLE |\ | |
438 | HRCWH_FROM_0X00000100 |\ | |
439 | HRCWH_BOOTSEQ_DISABLE |\ | |
440 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
441 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
442 | HRCWH_TSEC1M_IN_GMII |\ | |
443 | HRCWH_TSEC2M_IN_GMII) | |
444 | #endif | |
445 | ||
446 | /* System IO Config */ | |
447 | #define CONFIG_SYS_SICRH 0 | |
448 | #define CONFIG_SYS_SICRL SICRL_LDP_A | |
449 | ||
450 | #define CONFIG_SYS_HID0_INIT 0x000000000 | |
1a2e203b KP |
451 | #define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \ |
452 | HID0_ENABLE_INSTRUCTION_CACHE) | |
c2e49f70 RA |
453 | |
454 | #define CONFIG_SYS_HID2 HID2_HBE | |
455 | ||
456 | #define CONFIG_SYS_GPIO1_PRELIM | |
457 | #define CONFIG_SYS_GPIO1_DIR 0x00100000 | |
458 | #define CONFIG_SYS_GPIO1_DAT 0x00100000 | |
459 | ||
460 | #define CONFIG_SYS_GPIO2_PRELIM | |
461 | #define CONFIG_SYS_GPIO2_DIR 0x78900000 | |
462 | #define CONFIG_SYS_GPIO2_DAT 0x70100000 | |
463 | ||
464 | #define CONFIG_HIGH_BATS /* High BATs supported */ | |
465 | ||
466 | /* DDR @ 0x00000000 */ | |
72cd4087 | 467 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_RW | \ |
c2e49f70 RA |
468 | BATL_MEMCOHERENCE) |
469 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | \ | |
470 | BATU_VS | BATU_VP) | |
471 | ||
472 | /* PCI @ 0x80000000 */ | |
473 | #ifdef CONFIG_PCI | |
842033e6 | 474 | #define CONFIG_PCI_INDIRECT_BRIDGE |
72cd4087 | 475 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_PCI1_MEM_BASE | BATL_PP_RW | \ |
c2e49f70 RA |
476 | BATL_MEMCOHERENCE) |
477 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_PCI1_MEM_BASE | BATU_BL_256M | \ | |
478 | BATU_VS | BATU_VP) | |
72cd4087 | 479 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_PCI1_MMIO_BASE | BATL_PP_RW | \ |
c2e49f70 RA |
480 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
481 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_PCI1_MMIO_BASE | BATU_BL_256M | \ | |
482 | BATU_VS | BATU_VP) | |
483 | #else | |
484 | #define CONFIG_SYS_IBAT1L (0) | |
485 | #define CONFIG_SYS_IBAT1U (0) | |
486 | #define CONFIG_SYS_IBAT2L (0) | |
487 | #define CONFIG_SYS_IBAT2U (0) | |
488 | #endif | |
489 | ||
490 | #ifdef CONFIG_MPC83XX_PCI2 | |
72cd4087 | 491 | #define CONFIG_SYS_IBAT3L (CONFIG_SYS_PCI2_MEM_BASE | BATL_PP_RW | \ |
c2e49f70 RA |
492 | BATL_MEMCOHERENCE) |
493 | #define CONFIG_SYS_IBAT3U (CONFIG_SYS_PCI2_MEM_BASE | BATU_BL_256M | \ | |
494 | BATU_VS | BATU_VP) | |
72cd4087 | 495 | #define CONFIG_SYS_IBAT4L (CONFIG_SYS_PCI2_MMIO_BASE | BATL_PP_RW | \ |
c2e49f70 RA |
496 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
497 | #define CONFIG_SYS_IBAT4U (CONFIG_SYS_PCI2_MMIO_BASE | BATU_BL_256M | \ | |
498 | BATU_VS | BATU_VP) | |
499 | #else | |
500 | #define CONFIG_SYS_IBAT3L (0) | |
501 | #define CONFIG_SYS_IBAT3U (0) | |
502 | #define CONFIG_SYS_IBAT4L (0) | |
503 | #define CONFIG_SYS_IBAT4U (0) | |
504 | #endif | |
505 | ||
506 | /* IMMRBAR @ 0xE0000000, PCI IO @ 0xE2000000 */ | |
72cd4087 | 507 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_IMMR | BATL_PP_RW | \ |
c2e49f70 RA |
508 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
509 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_IMMR | BATU_BL_256M | \ | |
510 | BATU_VS | BATU_VP) | |
511 | ||
72cd4087 | 512 | #define CONFIG_SYS_IBAT6L (0xF0000000 | BATL_PP_RW | BATL_MEMCOHERENCE) |
c2e49f70 RA |
513 | #define CONFIG_SYS_IBAT6U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP) |
514 | ||
515 | #if (CONFIG_SYS_DDR_SIZE == 512) | |
516 | #define CONFIG_SYS_IBAT7L (CONFIG_SYS_SDRAM_BASE+0x10000000 | \ | |
72cd4087 | 517 | BATL_PP_RW | BATL_MEMCOHERENCE) |
c2e49f70 RA |
518 | #define CONFIG_SYS_IBAT7U (CONFIG_SYS_SDRAM_BASE+0x10000000 | \ |
519 | BATU_BL_256M | BATU_VS | BATU_VP) | |
520 | #else | |
521 | #define CONFIG_SYS_IBAT7L (0) | |
522 | #define CONFIG_SYS_IBAT7U (0) | |
523 | #endif | |
524 | ||
525 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L | |
526 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
527 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L | |
528 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
529 | #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L | |
530 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U | |
531 | #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L | |
532 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U | |
533 | #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L | |
534 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U | |
535 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
536 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
537 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
538 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
539 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
540 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
541 | ||
c2e49f70 RA |
542 | #if defined(CONFIG_CMD_KGDB) |
543 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ | |
544 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
545 | #endif | |
546 | ||
547 | /* | |
548 | * Environment Configuration | |
549 | */ | |
550 | #define CONFIG_ENV_OVERWRITE | |
551 | ||
552 | #if defined(CONFIG_TSEC_ENET) | |
553 | #define CONFIG_HAS_ETH0 | |
554 | #define CONFIG_HAS_ETH1 | |
555 | #endif | |
556 | ||
557 | #define CONFIG_HOSTNAME VME8349 | |
8b3637c6 | 558 | #define CONFIG_ROOTPATH "/tftpboot/rootfs" |
b3f44c21 | 559 | #define CONFIG_BOOTFILE "uImage" |
c2e49f70 | 560 | |
79f516bc | 561 | #define CONFIG_LOADADDR 800000 /* def location for tftp and bootm */ |
c2e49f70 RA |
562 | |
563 | #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ | |
564 | #undef CONFIG_BOOTARGS /* boot command will set bootargs */ | |
565 | ||
1dee9be6 | 566 | #define CONFIG_BAUDRATE 9600 |
c2e49f70 RA |
567 | |
568 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
569 | "netdev=eth0\0" \ | |
570 | "hostname=vme8349\0" \ | |
571 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
572 | "nfsroot=${serverip}:${rootpath}\0" \ | |
573 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
574 | "addip=setenv bootargs ${bootargs} " \ | |
575 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
576 | ":${hostname}:${netdev}:off panic=1\0" \ | |
577 | "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\ | |
578 | "flash_nfs=run nfsargs addip addtty;" \ | |
579 | "bootm ${kernel_addr}\0" \ | |
580 | "flash_self=run ramargs addip addtty;" \ | |
581 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ | |
582 | "net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \ | |
583 | "bootm\0" \ | |
584 | "load=tftp 100000 /tftpboot/bdi2000/vme8349.bin\0" \ | |
585 | "update=protect off fff00000 fff3ffff; " \ | |
586 | "era fff00000 fff3ffff; cp.b 100000 fff00000 ${filesize}\0" \ | |
587 | "upd=run load update\0" \ | |
79f516bc | 588 | "fdtaddr=780000\0" \ |
c2e49f70 RA |
589 | "fdtfile=vme8349.dtb\0" \ |
590 | "" | |
591 | ||
c7357a2b JH |
592 | #define CONFIG_NFSBOOTCOMMAND \ |
593 | "setenv bootargs root=/dev/nfs rw " \ | |
594 | "nfsroot=$serverip:$rootpath " \ | |
595 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \ | |
596 | "$netdev:off " \ | |
597 | "console=$consoledev,$baudrate $othbootargs;" \ | |
598 | "tftp $loadaddr $bootfile;" \ | |
599 | "tftp $fdtaddr $fdtfile;" \ | |
600 | "bootm $loadaddr - $fdtaddr" | |
c2e49f70 RA |
601 | |
602 | #define CONFIG_RAMBOOTCOMMAND \ | |
c7357a2b JH |
603 | "setenv bootargs root=/dev/ram rw " \ |
604 | "console=$consoledev,$baudrate $othbootargs;" \ | |
605 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
606 | "tftp $loadaddr $bootfile;" \ | |
607 | "tftp $fdtaddr $fdtfile;" \ | |
608 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
c2e49f70 RA |
609 | |
610 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
611 | ||
1dee9be6 RA |
612 | #ifndef __ASSEMBLY__ |
613 | int vme8349_read_spd(unsigned char chip, unsigned int addr, int alen, | |
614 | unsigned char *buffer, int len); | |
615 | #endif | |
616 | ||
c2e49f70 | 617 | #endif /* __CONFIG_H */ |