]>
Commit | Line | Data |
---|---|---|
ccf0fdd0 PT |
1 | /* |
2 | * Copyright 2008 Extreme Engineering Solutions, Inc. | |
3 | * Copyright 2007-2008 Freescale Semiconductor, Inc. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
ccf0fdd0 PT |
6 | */ |
7 | ||
8 | /* | |
c00ac259 | 9 | * xpedite537x board configuration file |
ccf0fdd0 PT |
10 | */ |
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
14 | /* | |
15 | * High Level Configuration Options | |
16 | */ | |
17 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
18 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
19 | #define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48 */ | |
20 | #define CONFIG_MPC8572 1 | |
21 | #define CONFIG_XPEDITE5370 1 | |
22 | #define CONFIG_SYS_BOARD_NAME "XPedite5370" | |
92af6549 | 23 | #define CONFIG_SYS_FORM_3U_VPX 1 |
ccf0fdd0 | 24 | #define CONFIG_BOARD_EARLY_INIT_R /* Call board_pre_init */ |
ccf0fdd0 | 25 | |
2ae18241 WD |
26 | #ifndef CONFIG_SYS_TEXT_BASE |
27 | #define CONFIG_SYS_TEXT_BASE 0xfff80000 | |
28 | #endif | |
29 | ||
ccf0fdd0 PT |
30 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ |
31 | #define CONFIG_PCI_PNP 1 /* do pci plug-and-play */ | |
32 | #define CONFIG_PCI_SCAN_SHOW 1 /* show pci devices on startup */ | |
33 | #define CONFIG_PCIE1 1 /* PCIE controler 1 */ | |
34 | #define CONFIG_PCIE2 1 /* PCIE controler 2 */ | |
35 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ | |
842033e6 | 36 | #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ |
ccf0fdd0 PT |
37 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
38 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ | |
39 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ | |
0914f483 | 40 | #define CONFIG_FSL_ELBC 1 |
ccf0fdd0 | 41 | |
48618126 PT |
42 | /* |
43 | * Multicore config | |
44 | */ | |
45 | #define CONFIG_MP | |
46 | #define CONFIG_BPTR_VIRT_ADDR 0xee000000 /* virt boot page address */ | |
47 | #define CONFIG_MPC8xxx_DISABLE_BPTR /* Don't leave BPTR enabled */ | |
48 | ||
ccf0fdd0 PT |
49 | /* |
50 | * DDR config | |
51 | */ | |
52 | #define CONFIG_FSL_DDR2 | |
53 | #undef CONFIG_FSL_DDR_INTERACTIVE | |
54 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ | |
55 | #define CONFIG_DDR_SPD | |
56 | #define CONFIG_MEM_INIT_VALUE 0xdeadbeef | |
57 | #define SPD_EEPROM_ADDRESS1 0x54 /* Both channels use the */ | |
58 | #define SPD_EEPROM_ADDRESS2 0x54 /* same SPD data */ | |
59 | #define SPD_EEPROM_OFFSET 0x200 /* OFFSET of SPD in EEPROM */ | |
60 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
61 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
62 | #define CONFIG_CHIP_SELECTS_PER_CTRL 1 | |
63 | #define CONFIG_DDR_ECC | |
64 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER | |
65 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ | |
66 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
67 | #define CONFIG_VERY_BIG_RAM | |
68 | ||
69 | #ifndef __ASSEMBLY__ | |
70 | extern unsigned long get_board_sys_clk(unsigned long dummy); | |
71 | extern unsigned long get_board_ddr_clk(unsigned long dummy); | |
72 | #endif | |
73 | ||
74 | #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /* sysclk for MPC85xx */ | |
75 | #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk(0) /* ddrclk for MPC85xx */ | |
76 | ||
77 | /* | |
78 | * These can be toggled for performance analysis, otherwise use default. | |
79 | */ | |
80 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
81 | #define CONFIG_BTB /* toggle branch predition */ | |
82 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
83 | ||
e46fedfe TT |
84 | #define CONFIG_SYS_CCSRBAR 0xef000000 |
85 | #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR | |
ccf0fdd0 PT |
86 | |
87 | /* | |
88 | * Diagnostics | |
89 | */ | |
90 | #define CONFIG_SYS_ALT_MEMTEST | |
91 | #define CONFIG_SYS_MEMTEST_START 0x10000000 | |
92 | #define CONFIG_SYS_MEMTEST_END 0x20000000 | |
66a8b440 PT |
93 | #define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \ |
94 | CONFIG_SYS_POST_I2C) | |
95 | #define I2C_ADDR_LIST {CONFIG_SYS_I2C_DS1621_ADDR, \ | |
96 | CONFIG_SYS_I2C_DS4510_ADDR, \ | |
97 | CONFIG_SYS_I2C_EEPROM_ADDR, \ | |
98 | CONFIG_SYS_I2C_LM90_ADDR, \ | |
99 | CONFIG_SYS_I2C_PCA953X_ADDR0, \ | |
100 | CONFIG_SYS_I2C_PCA953X_ADDR1, \ | |
101 | CONFIG_SYS_I2C_PCA953X_ADDR2, \ | |
102 | CONFIG_SYS_I2C_PCA953X_ADDR3, \ | |
103 | CONFIG_SYS_I2C_PEX8518_ADDR, \ | |
104 | CONFIG_SYS_I2C_RTC_ADDR} | |
105 | /* The XPedite5370 can host an XMC which has an EEPROM at address 0x50 */ | |
106 | #define I2C_ADDR_IGNORE_LIST {0x50} | |
ccf0fdd0 PT |
107 | |
108 | /* | |
109 | * Memory map | |
110 | * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable | |
111 | * 0x8000_0000 0xbfff_ffff PCIe1 Mem 1G non-cacheable | |
112 | * 0xc000_0000 0xcfff_ffff PCIe2 Mem 256M non-cacheable | |
113 | * 0xe000_0000 0xe7ff_ffff SRAM/SSRAM/L1 Cache 128M non-cacheable | |
114 | * 0xe800_0000 0xe87f_ffff PCIe1 IO 8M non-cacheable | |
115 | * 0xe880_0000 0xe8ff_ffff PCIe2 IO 8M non-cacheable | |
48618126 | 116 | * 0xee00_0000 0xee00_ffff Boot page translation 4K non-cacheable |
ccf0fdd0 PT |
117 | * 0xef00_0000 0xef0f_ffff CCSR/IMMR 1M non-cacheable |
118 | * 0xef80_0000 0xef8f_ffff NAND Flash 1M non-cacheable | |
119 | * 0xf000_0000 0xf7ff_ffff NOR Flash 2 128M non-cacheable | |
120 | * 0xf800_0000 0xffff_ffff NOR Flash 1 128M non-cacheable | |
121 | */ | |
122 | ||
202d9487 | 123 | #define CONFIG_SYS_LBC_LCRR (LCRR_CLKDIV_8 | LCRR_EADC_3) |
ccf0fdd0 PT |
124 | |
125 | /* | |
126 | * NAND flash configuration | |
127 | */ | |
128 | #define CONFIG_SYS_NAND_BASE 0xef800000 | |
129 | #define CONFIG_SYS_NAND_BASE2 0xef840000 /* Unused at this time */ | |
0a6d0c63 PT |
130 | #define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE, \ |
131 | CONFIG_SYS_NAND_BASE2} | |
132 | #define CONFIG_SYS_MAX_NAND_DEVICE 2 | |
133 | #define CONFIG_MTD_NAND_VERIFY_WRITE | |
134 | #define CONFIG_SYS_NAND_QUIET_TEST /* 2nd NAND flash not always populated */ | |
135 | #define CONFIG_NAND_FSL_ELBC | |
ccf0fdd0 PT |
136 | |
137 | /* | |
138 | * NOR flash configuration | |
139 | */ | |
140 | #define CONFIG_SYS_FLASH_BASE 0xf8000000 | |
141 | #define CONFIG_SYS_FLASH_BASE2 0xf0000000 | |
142 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE2} | |
143 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ | |
144 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ | |
145 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
146 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
147 | #define CONFIG_FLASH_CFI_DRIVER | |
148 | #define CONFIG_SYS_FLASH_CFI | |
5ff82100 | 149 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE |
ccf0fdd0 PT |
150 | #define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { {0xfff40000, 0xc0000}, \ |
151 | {0xf7f40000, 0xc0000} } | |
14d0a02a | 152 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
ccf0fdd0 PT |
153 | |
154 | /* | |
155 | * Chip select configuration | |
156 | */ | |
157 | /* NOR Flash 0 on CS0 */ | |
158 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \ | |
159 | BR_PS_16 | \ | |
160 | BR_V) | |
161 | #define CONFIG_SYS_OR0_PRELIM (OR_AM_128MB | \ | |
162 | OR_GPCM_CSNT | \ | |
163 | OR_GPCM_XACS | \ | |
164 | OR_GPCM_ACS_DIV2 | \ | |
165 | OR_GPCM_SCY_8 | \ | |
166 | OR_GPCM_TRLX | \ | |
167 | OR_GPCM_EHTR | \ | |
168 | OR_GPCM_EAD) | |
169 | ||
170 | /* NOR Flash 1 on CS1 */ | |
171 | #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FLASH_BASE2 | \ | |
172 | BR_PS_16 | \ | |
173 | BR_V) | |
174 | #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM | |
175 | ||
176 | /* NAND flash on CS2 */ | |
177 | #define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_NAND_BASE | \ | |
178 | (2<<BR_DECC_SHIFT) | \ | |
179 | BR_PS_8 | \ | |
180 | BR_MS_FCM | \ | |
181 | BR_V) | |
182 | ||
183 | /* NAND flash on CS2 */ | |
184 | #define CONFIG_SYS_OR2_PRELIM (OR_AM_256KB | \ | |
185 | OR_FCM_PGS | \ | |
186 | OR_FCM_CSCT | \ | |
187 | OR_FCM_CST | \ | |
188 | OR_FCM_CHT | \ | |
189 | OR_FCM_SCY_1 | \ | |
190 | OR_FCM_TRLX | \ | |
191 | OR_FCM_EHTR) | |
192 | ||
193 | /* NAND flash on CS3 */ | |
194 | #define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_NAND_BASE2 | \ | |
195 | (2<<BR_DECC_SHIFT) | \ | |
196 | BR_PS_8 | \ | |
197 | BR_MS_FCM | \ | |
198 | BR_V) | |
199 | #define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM | |
200 | ||
201 | /* | |
202 | * Use L1 as initial stack | |
203 | */ | |
204 | #define CONFIG_SYS_INIT_RAM_LOCK 1 | |
205 | #define CONFIG_SYS_INIT_RAM_ADDR 0xe0000000 | |
553f0982 | 206 | #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 |
ccf0fdd0 | 207 | |
25ddd1fb | 208 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
ccf0fdd0 PT |
209 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
210 | ||
211 | #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 KB for Mon */ | |
212 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ | |
213 | ||
214 | /* | |
215 | * Serial Port | |
216 | */ | |
217 | #define CONFIG_CONS_INDEX 1 | |
218 | #define CONFIG_SYS_NS16550 | |
219 | #define CONFIG_SYS_NS16550_SERIAL | |
220 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
221 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
222 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) | |
223 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
224 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
225 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} | |
226 | #define CONFIG_BAUDRATE 115200 | |
227 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
228 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ | |
229 | ||
230 | /* | |
231 | * Use the HUSH parser | |
232 | */ | |
233 | #define CONFIG_SYS_HUSH_PARSER | |
ccf0fdd0 PT |
234 | |
235 | /* | |
236 | * Pass open firmware flat tree | |
237 | */ | |
238 | #define CONFIG_OF_LIBFDT 1 | |
239 | #define CONFIG_OF_BOARD_SETUP 1 | |
240 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
241 | ||
ccf0fdd0 PT |
242 | /* |
243 | * I2C | |
244 | */ | |
245 | #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ | |
246 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
247 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ | |
248 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
249 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
250 | #define CONFIG_SYS_I2C2_OFFSET 0x3100 | |
251 | #define CONFIG_I2C_MULTI_BUS | |
ccf0fdd0 PT |
252 | |
253 | /* PEX8518 slave I2C interface */ | |
254 | #define CONFIG_SYS_I2C_PEX8518_ADDR 0x70 | |
255 | ||
256 | /* I2C DS1631 temperature sensor */ | |
257 | #define CONFIG_SYS_I2C_DS1621_ADDR 0x48 | |
258 | #define CONFIG_DTT_DS1621 | |
259 | #define CONFIG_DTT_SENSORS { 0 } | |
66a8b440 | 260 | #define CONFIG_SYS_I2C_LM90_ADDR 0x4c |
ccf0fdd0 PT |
261 | |
262 | /* I2C EEPROM - AT24C128B */ | |
263 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x54 | |
264 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
265 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* 64 byte pages */ | |
266 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* take up to 10 msec */ | |
267 | ||
268 | /* I2C RTC */ | |
269 | #define CONFIG_RTC_M41T11 1 | |
270 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 | |
271 | #define CONFIG_SYS_M41T11_BASE_YEAR 2000 | |
272 | ||
273 | /* GPIO/EEPROM/SRAM */ | |
274 | #define CONFIG_DS4510 | |
275 | #define CONFIG_SYS_I2C_DS4510_ADDR 0x51 | |
276 | ||
277 | /* GPIO */ | |
278 | #define CONFIG_PCA953X | |
279 | #define CONFIG_SYS_I2C_PCA953X_ADDR0 0x18 | |
280 | #define CONFIG_SYS_I2C_PCA953X_ADDR1 0x1c | |
281 | #define CONFIG_SYS_I2C_PCA953X_ADDR2 0x1e | |
282 | #define CONFIG_SYS_I2C_PCA953X_ADDR3 0x1f | |
283 | #define CONFIG_SYS_I2C_PCA953X_ADDR CONFIG_SYS_I2C_PCA953X_ADDR0 | |
284 | ||
285 | /* | |
286 | * PU = pulled high, PD = pulled low | |
287 | * I = input, O = output, IO = input/output | |
288 | */ | |
289 | /* PCA9557 @ 0x18*/ | |
290 | #define CONFIG_SYS_PCA953X_C0_SER0_EN 0x01 /* PU; UART0 enable (1: enabled) */ | |
291 | #define CONFIG_SYS_PCA953X_C0_SER0_MODE 0x02 /* PU; UART0 serial mode select */ | |
292 | #define CONFIG_SYS_PCA953X_C0_SER1_EN 0x04 /* PU; UART1 enable (1: enabled) */ | |
293 | #define CONFIG_SYS_PCA953X_C0_SER1_MODE 0x08 /* PU; UART1 serial mode select */ | |
294 | #define CONFIG_SYS_PCA953X_C0_FLASH_PASS_CS 0x10 /* PU; Boot flash CS select */ | |
295 | #define CONFIG_SYS_PCA953X_NVM_WP 0x20 /* PU; Set to 0 to enable NVM writing */ | |
296 | #define CONFIG_SYS_PCA953X_C0_VCORE_VID2 0x40 /* VID2 of ISL6262 */ | |
297 | #define CONFIG_SYS_PCA953X_C0_VCORE_VID3 0x80 /* VID3 of ISL6262 */ | |
298 | ||
299 | /* PCA9557 @ 0x1c*/ | |
300 | #define CONFIG_SYS_PCA953X_XMC0_ROOT0 0x01 /* PU; Low if XMC is RC */ | |
301 | #define CONFIG_SYS_PCA953X_XMC0_MVMR0 0x02 /* XMC EEPROM write protect */ | |
302 | #define CONFIG_SYS_PCA953X_XMC0_WAKE 0x04 /* PU; XMC wake */ | |
303 | #define CONFIG_SYS_PCA953X_XMC0_BIST 0x08 /* PU; XMC built in self test */ | |
304 | #define CONFIG_SYS_PCA953X_XMC_PRESENT 0x10 /* PU; Low if XMC module installed */ | |
305 | #define CONFIG_SYS_PCA953X_PMC_PRESENT 0x20 /* PU; Low if PMC module installed */ | |
306 | #define CONFIG_SYS_PCA953X_PMC0_MONARCH 0x40 /* PMC monarch mode enable */ | |
307 | #define CONFIG_SYS_PCA953X_PMC0_EREADY 0x80 /* PU; PMC PCI eready */ | |
308 | ||
309 | /* PCA9557 @ 0x1e*/ | |
310 | #define CONFIG_SYS_PCA953X_P0_GA0 0x01 /* PU; VPX Geographical address */ | |
311 | #define CONFIG_SYS_PCA953X_P0_GA1 0x02 /* PU; VPX Geographical address */ | |
312 | #define CONFIG_SYS_PCA953X_P0_GA2 0x04 /* PU; VPX Geographical address */ | |
313 | #define CONFIG_SYS_PCA953X_P0_GA3 0x08 /* PU; VPX Geographical address */ | |
314 | #define CONFIG_SYS_PCA953X_P0_GA4 0x10 /* PU; VPX Geographical address */ | |
315 | #define CONFIG_SYS_PCA953X_P0_GAP 0x20 /* PU; tied to VPX P0.GAP */ | |
316 | #define CONFIG_SYS_PCA953X_P1_SYSEN 0x80 /* PU; Pulled high; tied to VPX P1.SYSCON */ | |
317 | ||
318 | /* PCA9557 @ 0x1f */ | |
319 | #define CONFIG_SYS_PCA953X_GPIO_VPX0 0x01 /* PU */ | |
320 | #define CONFIG_SYS_PCA953X_GPIO_VPX1 0x02 /* PU */ | |
321 | #define CONFIG_SYS_PCA953X_GPIO_VPX2 0x04 /* PU */ | |
322 | #define CONFIG_SYS_PCA953X_GPIO_VPX3 0x08 /* PU */ | |
323 | #define CONFIG_SYS_PCA953X_VPX_FRU_WRCTL 0x10 /* PD; I2C master source for FRU SEEPROM */ | |
324 | ||
325 | /* | |
326 | * General PCI | |
327 | * Memory space is mapped 1-1, but I/O space must start from 0. | |
328 | */ | |
329 | /* PCIE1 - VPX P1 */ | |
9660c5de PT |
330 | #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000 |
331 | #define CONFIG_SYS_PCIE1_MEM_PHYS CONFIG_SYS_PCIE1_MEM_BUS | |
ccf0fdd0 | 332 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x40000000 /* 1G */ |
9660c5de | 333 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
ccf0fdd0 PT |
334 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xe8000000 |
335 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */ | |
336 | ||
337 | /* PCIE2 - PEX8518 */ | |
9660c5de PT |
338 | #define CONFIG_SYS_PCIE2_MEM_BUS 0xc0000000 |
339 | #define CONFIG_SYS_PCIE2_MEM_PHYS CONFIG_SYS_PCIE2_MEM_BUS | |
ccf0fdd0 | 340 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */ |
9660c5de | 341 | #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 |
ccf0fdd0 PT |
342 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xe8800000 |
343 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000 /* 8M */ | |
344 | ||
345 | /* | |
346 | * Networking options | |
347 | */ | |
348 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ | |
349 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ | |
ccf0fdd0 PT |
350 | #define CONFIG_TSEC_TBI |
351 | #define CONFIG_MII 1 /* MII PHY management */ | |
352 | #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ | |
353 | #define CONFIG_ETHPRIME "eTSEC2" | |
354 | ||
72c96a68 KG |
355 | /* |
356 | * In-band SGMII auto-negotiation between TBI and BCM5482S PHY fails, force | |
357 | * 1000mbps SGMII link | |
358 | */ | |
359 | #define CONFIG_TSEC_TBICR_SETTINGS ( \ | |
360 | TBICR_PHY_RESET \ | |
361 | | TBICR_FULL_DUPLEX \ | |
362 | | TBICR_SPEED1_SET \ | |
363 | ) | |
364 | ||
ccf0fdd0 PT |
365 | #define CONFIG_TSEC1 1 |
366 | #define CONFIG_TSEC1_NAME "eTSEC1" | |
367 | #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
368 | #define TSEC1_PHY_ADDR 1 | |
369 | #define TSEC1_PHYIDX 0 | |
370 | #define CONFIG_HAS_ETH0 | |
371 | ||
372 | #define CONFIG_TSEC2 1 | |
373 | #define CONFIG_TSEC2_NAME "eTSEC2" | |
374 | #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
375 | #define TSEC2_PHY_ADDR 2 | |
376 | #define TSEC2_PHYIDX 0 | |
377 | #define CONFIG_HAS_ETH1 | |
378 | ||
379 | /* | |
380 | * Command configuration. | |
381 | */ | |
382 | #include <config_cmd_default.h> | |
383 | ||
384 | #define CONFIG_CMD_ASKENV | |
385 | #define CONFIG_CMD_DATE | |
386 | #define CONFIG_CMD_DHCP | |
387 | #define CONFIG_CMD_DS4510 | |
388 | #define CONFIG_CMD_DS4510_INFO | |
389 | #define CONFIG_CMD_DTT | |
390 | #define CONFIG_CMD_EEPROM | |
391 | #define CONFIG_CMD_ELF | |
ccf0fdd0 PT |
392 | #define CONFIG_CMD_FLASH |
393 | #define CONFIG_CMD_I2C | |
394 | #define CONFIG_CMD_JFFS2 | |
395 | #define CONFIG_CMD_MII | |
0a6d0c63 | 396 | #define CONFIG_CMD_NAND |
ccf0fdd0 PT |
397 | #define CONFIG_CMD_NET |
398 | #define CONFIG_CMD_PCA953X | |
399 | #define CONFIG_CMD_PCA953X_INFO | |
400 | #define CONFIG_CMD_PCI | |
96d61603 | 401 | #define CONFIG_CMD_PCI_ENUM |
ccf0fdd0 | 402 | #define CONFIG_CMD_PING |
0a6d0c63 | 403 | #define CONFIG_CMD_SAVEENV |
ccf0fdd0 | 404 | #define CONFIG_CMD_SNTP |
199e262e | 405 | #define CONFIG_CMD_REGINFO |
ccf0fdd0 PT |
406 | |
407 | /* | |
408 | * Miscellaneous configurable options | |
409 | */ | |
410 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
411 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
412 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
413 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
414 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ | |
415 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
416 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
417 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
418 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
5be58f5f | 419 | #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */ |
ccf0fdd0 PT |
420 | #define CONFIG_LOADADDR 0x1000000 /* default location for tftp and bootm */ |
421 | #define CONFIG_BOOTDELAY 3 /* -1 disables auto-boot */ | |
422 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ | |
423 | #define CONFIG_PREBOOT /* enable preboot variable */ | |
424 | #define CONFIG_FIT 1 | |
425 | #define CONFIG_FIT_VERBOSE 1 | |
426 | #define CONFIG_INTEGRITY /* support booting INTEGRITY OS */ | |
427 | ||
428 | /* | |
429 | * For booting Linux, the board info and command line data | |
430 | * have to be in the first 16 MB of memory, since this is | |
431 | * the maximum mapped by the Linux kernel during initialization. | |
432 | */ | |
433 | #define CONFIG_SYS_BOOTMAPSZ (16 << 20) /* Initial Memory map for Linux*/ | |
39121c08 | 434 | #define CONFIG_SYS_BOOTM_LEN (16 << 20) /* Increase max gunzip size */ |
ccf0fdd0 | 435 | |
ccf0fdd0 PT |
436 | /* |
437 | * Environment Configuration | |
438 | */ | |
439 | #define CONFIG_ENV_IS_IN_FLASH 1 | |
440 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128k (one sector) for env */ | |
441 | #define CONFIG_ENV_SIZE 0x8000 | |
442 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - (256 * 1024)) | |
443 | ||
444 | /* | |
445 | * Flash memory map: | |
446 | * fff80000 - ffffffff Pri U-Boot (512 KB) | |
447 | * fff40000 - fff7ffff Pri U-Boot Environment (256 KB) | |
448 | * fff00000 - fff3ffff Pri FDT (256KB) | |
449 | * fef00000 - ffefffff Pri OS image (16MB) | |
450 | * f8000000 - feefffff Pri OS Use/Filesystem (111MB) | |
451 | * | |
452 | * f7f80000 - f7ffffff Sec U-Boot (512 KB) | |
453 | * f7f40000 - f7f7ffff Sec U-Boot Environment (256 KB) | |
454 | * f7f00000 - f7f3ffff Sec FDT (256KB) | |
455 | * f6f00000 - f7efffff Sec OS image (16MB) | |
456 | * f0000000 - f6efffff Sec OS Use/Filesystem (111MB) | |
457 | */ | |
5368c55d MV |
458 | #define CONFIG_UBOOT1_ENV_ADDR __stringify(0xfff80000) |
459 | #define CONFIG_UBOOT2_ENV_ADDR __stringify(0xf7f80000) | |
460 | #define CONFIG_FDT1_ENV_ADDR __stringify(0xfff00000) | |
461 | #define CONFIG_FDT2_ENV_ADDR __stringify(0xf7f00000) | |
462 | #define CONFIG_OS1_ENV_ADDR __stringify(0xfef00000) | |
463 | #define CONFIG_OS2_ENV_ADDR __stringify(0xf6f00000) | |
ccf0fdd0 PT |
464 | |
465 | #define CONFIG_PROG_UBOOT1 \ | |
466 | "$download_cmd $loadaddr $ubootfile; " \ | |
467 | "if test $? -eq 0; then " \ | |
468 | "protect off "CONFIG_UBOOT1_ENV_ADDR" +80000; " \ | |
469 | "erase "CONFIG_UBOOT1_ENV_ADDR" +80000; " \ | |
470 | "cp.w $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 40000; " \ | |
471 | "protect on "CONFIG_UBOOT1_ENV_ADDR" +80000; " \ | |
472 | "cmp.b $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 80000; " \ | |
473 | "if test $? -ne 0; then " \ | |
474 | "echo PROGRAM FAILED; " \ | |
475 | "else; " \ | |
476 | "echo PROGRAM SUCCEEDED; " \ | |
477 | "fi; " \ | |
478 | "else; " \ | |
479 | "echo DOWNLOAD FAILED; " \ | |
480 | "fi;" | |
481 | ||
482 | #define CONFIG_PROG_UBOOT2 \ | |
483 | "$download_cmd $loadaddr $ubootfile; " \ | |
484 | "if test $? -eq 0; then " \ | |
485 | "protect off "CONFIG_UBOOT2_ENV_ADDR" +80000; " \ | |
486 | "erase "CONFIG_UBOOT2_ENV_ADDR" +80000; " \ | |
487 | "cp.w $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 40000; " \ | |
488 | "protect on "CONFIG_UBOOT2_ENV_ADDR" +80000; " \ | |
489 | "cmp.b $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 80000; " \ | |
490 | "if test $? -ne 0; then " \ | |
491 | "echo PROGRAM FAILED; " \ | |
492 | "else; " \ | |
493 | "echo PROGRAM SUCCEEDED; " \ | |
494 | "fi; " \ | |
495 | "else; " \ | |
496 | "echo DOWNLOAD FAILED; " \ | |
497 | "fi;" | |
498 | ||
499 | #define CONFIG_BOOT_OS_NET \ | |
500 | "$download_cmd $osaddr $osfile; " \ | |
501 | "if test $? -eq 0; then " \ | |
502 | "if test -n $fdtaddr; then " \ | |
503 | "$download_cmd $fdtaddr $fdtfile; " \ | |
504 | "if test $? -eq 0; then " \ | |
505 | "bootm $osaddr - $fdtaddr; " \ | |
506 | "else; " \ | |
507 | "echo FDT DOWNLOAD FAILED; " \ | |
508 | "fi; " \ | |
509 | "else; " \ | |
510 | "bootm $osaddr; " \ | |
511 | "fi; " \ | |
512 | "else; " \ | |
513 | "echo OS DOWNLOAD FAILED; " \ | |
514 | "fi;" | |
515 | ||
516 | #define CONFIG_PROG_OS1 \ | |
517 | "$download_cmd $osaddr $osfile; " \ | |
518 | "if test $? -eq 0; then " \ | |
519 | "erase "CONFIG_OS1_ENV_ADDR" +$filesize; " \ | |
520 | "cp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \ | |
521 | "cmp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \ | |
522 | "if test $? -ne 0; then " \ | |
523 | "echo OS PROGRAM FAILED; " \ | |
524 | "else; " \ | |
525 | "echo OS PROGRAM SUCCEEDED; " \ | |
526 | "fi; " \ | |
527 | "else; " \ | |
528 | "echo OS DOWNLOAD FAILED; " \ | |
529 | "fi;" | |
530 | ||
531 | #define CONFIG_PROG_OS2 \ | |
532 | "$download_cmd $osaddr $osfile; " \ | |
533 | "if test $? -eq 0; then " \ | |
534 | "erase "CONFIG_OS2_ENV_ADDR" +$filesize; " \ | |
535 | "cp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \ | |
536 | "cmp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \ | |
537 | "if test $? -ne 0; then " \ | |
538 | "echo OS PROGRAM FAILED; " \ | |
539 | "else; " \ | |
540 | "echo OS PROGRAM SUCCEEDED; " \ | |
541 | "fi; " \ | |
542 | "else; " \ | |
543 | "echo OS DOWNLOAD FAILED; " \ | |
544 | "fi;" | |
545 | ||
546 | #define CONFIG_PROG_FDT1 \ | |
547 | "$download_cmd $fdtaddr $fdtfile; " \ | |
548 | "if test $? -eq 0; then " \ | |
549 | "erase "CONFIG_FDT1_ENV_ADDR" +$filesize;" \ | |
550 | "cp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \ | |
551 | "cmp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \ | |
552 | "if test $? -ne 0; then " \ | |
553 | "echo FDT PROGRAM FAILED; " \ | |
554 | "else; " \ | |
555 | "echo FDT PROGRAM SUCCEEDED; " \ | |
556 | "fi; " \ | |
557 | "else; " \ | |
558 | "echo FDT DOWNLOAD FAILED; " \ | |
559 | "fi;" | |
560 | ||
561 | #define CONFIG_PROG_FDT2 \ | |
562 | "$download_cmd $fdtaddr $fdtfile; " \ | |
563 | "if test $? -eq 0; then " \ | |
564 | "erase "CONFIG_FDT2_ENV_ADDR" +$filesize;" \ | |
565 | "cp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \ | |
566 | "cmp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \ | |
567 | "if test $? -ne 0; then " \ | |
568 | "echo FDT PROGRAM FAILED; " \ | |
569 | "else; " \ | |
570 | "echo FDT PROGRAM SUCCEEDED; " \ | |
571 | "fi; " \ | |
572 | "else; " \ | |
573 | "echo FDT DOWNLOAD FAILED; " \ | |
574 | "fi;" | |
575 | ||
576 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
577 | "autoload=yes\0" \ | |
578 | "download_cmd=tftp\0" \ | |
579 | "console_args=console=ttyS0,115200\0" \ | |
580 | "root_args=root=/dev/nfs rw\0" \ | |
581 | "misc_args=ip=on\0" \ | |
582 | "set_bootargs=setenv bootargs ${console_args} ${root_args} ${misc_args}\0" \ | |
583 | "bootfile=/home/user/file\0" \ | |
c00ac259 PT |
584 | "osfile=/home/user/board.uImage\0" \ |
585 | "fdtfile=/home/user/board.dtb\0" \ | |
ccf0fdd0 PT |
586 | "ubootfile=/home/user/u-boot.bin\0" \ |
587 | "fdtaddr=c00000\0" \ | |
588 | "osaddr=0x1000000\0" \ | |
589 | "loadaddr=0x1000000\0" \ | |
590 | "prog_uboot1="CONFIG_PROG_UBOOT1"\0" \ | |
591 | "prog_uboot2="CONFIG_PROG_UBOOT2"\0" \ | |
592 | "prog_os1="CONFIG_PROG_OS1"\0" \ | |
593 | "prog_os2="CONFIG_PROG_OS2"\0" \ | |
594 | "prog_fdt1="CONFIG_PROG_FDT1"\0" \ | |
595 | "prog_fdt2="CONFIG_PROG_FDT2"\0" \ | |
596 | "bootcmd_net=run set_bootargs; "CONFIG_BOOT_OS_NET"\0" \ | |
597 | "bootcmd_flash1=run set_bootargs; " \ | |
598 | "bootm "CONFIG_OS1_ENV_ADDR" - "CONFIG_FDT1_ENV_ADDR"\0"\ | |
599 | "bootcmd_flash2=run set_bootargs; " \ | |
600 | "bootm "CONFIG_OS2_ENV_ADDR" - "CONFIG_FDT2_ENV_ADDR"\0"\ | |
601 | "bootcmd=run bootcmd_flash1\0" | |
602 | #endif /* __CONFIG_H */ |