]>
Commit | Line | Data |
---|---|---|
f22651cf MS |
1 | /* |
2 | * (C) Copyright 2012 Michal Simek <monstr@monstr.eu> | |
06fe8dae JT |
3 | * (C) Copyright 2013 Xilinx, Inc. |
4 | * | |
5 | * Common configuration options for all Zynq boards. | |
f22651cf | 6 | * |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
f22651cf MS |
8 | */ |
9 | ||
06fe8dae JT |
10 | #ifndef __CONFIG_ZYNQ_COMMON_H |
11 | #define __CONFIG_ZYNQ_COMMON_H | |
f22651cf | 12 | |
f22651cf | 13 | /* CPU clock */ |
53e49f74 JT |
14 | #ifndef CONFIG_CPU_FREQ_HZ |
15 | # define CONFIG_CPU_FREQ_HZ 800000000 | |
16 | #endif | |
f22651cf | 17 | |
8cfac504 JT |
18 | /* Cache options */ |
19 | #define CONFIG_CMD_CACHE | |
20 | #define CONFIG_SYS_CACHELINE_SIZE 32 | |
21 | ||
22 | #define CONFIG_SYS_L2CACHE_OFF | |
23 | #ifndef CONFIG_SYS_L2CACHE_OFF | |
24 | # define CONFIG_SYS_L2_PL310 | |
25 | # define CONFIG_SYS_PL310_BASE 0xf8f02000 | |
26 | #endif | |
27 | ||
a2ec7fb9 MS |
28 | #define ZYNQ_SCUTIMER_BASEADDR 0xF8F00600 |
29 | #define CONFIG_SYS_TIMERBASE ZYNQ_SCUTIMER_BASEADDR | |
30 | #define CONFIG_SYS_TIMER_COUNTS_DOWN | |
31 | #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMERBASE + 0x4) | |
32 | ||
53e49f74 JT |
33 | /* Serial drivers */ |
34 | #define CONFIG_BAUDRATE 115200 | |
f22651cf MS |
35 | /* The following table includes the supported baudrates */ |
36 | #define CONFIG_SYS_BAUDRATE_TABLE \ | |
37 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400} | |
38 | ||
53e49f74 JT |
39 | /* DCC driver */ |
40 | #if defined(CONFIG_ZYNQ_DCC) | |
41 | # define CONFIG_ARM_DCC | |
bf834950 MS |
42 | #else |
43 | # define CONFIG_ZYNQ_SERIAL | |
53e49f74 JT |
44 | #endif |
45 | ||
caacb33f MS |
46 | #define CONFIG_ZYNQ_GPIO |
47 | #define CONFIG_CMD_GPIO | |
48 | ||
f22651cf | 49 | /* Ethernet driver */ |
88fcfb1c | 50 | #if defined(CONFIG_ZYNQ_GEM0) || defined(CONFIG_ZYNQ_GEM1) |
88fcfb1c JT |
51 | # define CONFIG_ZYNQ_GEM |
52 | # define CONFIG_MII | |
53 | # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN | |
54 | # define CONFIG_PHYLIB | |
55 | # define CONFIG_PHY_MARVELL | |
dd1c351f MS |
56 | # define CONFIG_BOOTP_SERVERIP |
57 | # define CONFIG_BOOTP_BOOTPATH | |
58 | # define CONFIG_BOOTP_GATEWAY | |
59 | # define CONFIG_BOOTP_HOSTNAME | |
60 | # define CONFIG_BOOTP_MAY_FAIL | |
f20b37f3 SDPP |
61 | # if !defined(CONFIG_ZYNQ_GEM_EMIO0) |
62 | # define CONFIG_ZYNQ_GEM_EMIO0 0 | |
63 | # endif | |
64 | # if !defined(CONFIG_ZYNQ_GEM_EMIO1) | |
65 | # define CONFIG_ZYNQ_GEM_EMIO1 0 | |
66 | # endif | |
88fcfb1c | 67 | #endif |
f22651cf | 68 | |
53e49f74 JT |
69 | /* SPI */ |
70 | #ifdef CONFIG_ZYNQ_SPI | |
53e49f74 JT |
71 | # define CONFIG_SPI_FLASH_SST |
72 | # define CONFIG_CMD_SF | |
73 | #endif | |
74 | ||
fe5eddbf JT |
75 | /* NOR */ |
76 | #ifndef CONFIG_SYS_NO_FLASH | |
77 | # define CONFIG_SYS_FLASH_BASE 0xE2000000 | |
78 | # define CONFIG_SYS_FLASH_SIZE (16 * 1024 * 1024) | |
79 | # define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
80 | # define CONFIG_SYS_MAX_FLASH_SECT 512 | |
81 | # define CONFIG_SYS_FLASH_ERASE_TOUT 1000 | |
82 | # define CONFIG_SYS_FLASH_WRITE_TOUT 5000 | |
83 | # define CONFIG_FLASH_SHOW_PROGRESS 10 | |
84 | # define CONFIG_SYS_FLASH_CFI | |
85 | # undef CONFIG_SYS_FLASH_EMPTY_INFO | |
86 | # define CONFIG_FLASH_CFI_DRIVER | |
87 | # undef CONFIG_SYS_FLASH_PROTECTION | |
88 | # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE | |
89 | #endif | |
90 | ||
293eb33f MS |
91 | /* MMC */ |
92 | #if defined(CONFIG_ZYNQ_SDHCI0) || defined(CONFIG_ZYNQ_SDHCI1) | |
93 | # define CONFIG_MMC | |
94 | # define CONFIG_GENERIC_MMC | |
95 | # define CONFIG_SDHCI | |
96 | # define CONFIG_ZYNQ_SDHCI | |
97 | # define CONFIG_CMD_MMC | |
293eb33f MS |
98 | #endif |
99 | ||
c6024c8e SDPP |
100 | #ifdef CONFIG_ZYNQ_USB |
101 | # define CONFIG_USB_EHCI | |
102 | # define CONFIG_CMD_USB | |
103 | # define CONFIG_USB_STORAGE | |
c6024c8e SDPP |
104 | # define CONFIG_USB_EHCI_ZYNQ |
105 | # define CONFIG_USB_ULPI_VIEWPORT | |
106 | # define CONFIG_USB_ULPI | |
107 | # define CONFIG_EHCI_IS_TDI | |
108 | # define CONFIG_USB_MAX_CONTROLLER_COUNT 2 | |
87f3dbdf SDPP |
109 | |
110 | # define CONFIG_CI_UDC /* ChipIdea CI13xxx UDC */ | |
111 | # define CONFIG_USB_GADGET | |
112 | # define CONFIG_USB_GADGET_DUALSPEED | |
113 | # define CONFIG_USBDOWNLOAD_GADGET | |
114 | # define CONFIG_SYS_DFU_DATA_BUF_SIZE 0x600000 | |
115 | # define DFU_DEFAULT_POLL_TIMEOUT 300 | |
116 | # define CONFIG_DFU_FUNCTION | |
117 | # define CONFIG_DFU_RAM | |
118 | # define CONFIG_USB_GADGET_VBUS_DRAW 2 | |
119 | # define CONFIG_G_DNL_VENDOR_NUM 0x03FD | |
120 | # define CONFIG_G_DNL_PRODUCT_NUM 0x0300 | |
121 | # define CONFIG_G_DNL_MANUFACTURER "Xilinx" | |
122 | # define CONFIG_USB_GADGET | |
123 | # define CONFIG_USB_CABLE_CHECK | |
124 | # define CONFIG_CMD_DFU | |
c4fa5114 SDPP |
125 | # define CONFIG_CMD_THOR_DOWNLOAD |
126 | # define CONFIG_THOR_FUNCTION | |
87f3dbdf SDPP |
127 | # define DFU_ALT_INFO_RAM \ |
128 | "dfu_ram_info=" \ | |
129 | "set dfu_alt_info " \ | |
130 | "${kernel_image} ram 0x3000000 0x500000\\\\;" \ | |
131 | "${devicetree_image} ram 0x2A00000 0x20000\\\\;" \ | |
132 | "${ramdisk_image} ram 0x2000000 0x600000\0" \ | |
c4fa5114 SDPP |
133 | "dfu_ram=run dfu_ram_info && dfu 0 ram 0\0" \ |
134 | "thor_ram=run dfu_ram_info && thordown 0 ram 0\0" | |
87f3dbdf SDPP |
135 | |
136 | # if defined(CONFIG_ZYNQ_SDHCI0) || defined(CONFIG_ZYNQ_SDHCI1) | |
137 | # define CONFIG_DFU_MMC | |
138 | # define DFU_ALT_INFO_MMC \ | |
139 | "dfu_mmc_info=" \ | |
140 | "set dfu_alt_info " \ | |
141 | "${kernel_image} fat 0 1\\\\;" \ | |
142 | "${devicetree_image} fat 0 1\\\\;" \ | |
143 | "${ramdisk_image} fat 0 1\0" \ | |
c4fa5114 SDPP |
144 | "dfu_mmc=run dfu_mmc_info && dfu 0 mmc 0\0" \ |
145 | "thor_mmc=run dfu_mmc_info && thordown 0 mmc 0\0" | |
146 | ||
87f3dbdf SDPP |
147 | # define DFU_ALT_INFO \ |
148 | DFU_ALT_INFO_RAM \ | |
149 | DFU_ALT_INFO_MMC | |
150 | # else | |
151 | # define DFU_ALT_INFO \ | |
152 | DFU_ALT_INFO_RAM | |
153 | # endif | |
154 | #endif | |
155 | ||
156 | #if !defined(DFU_ALT_INFO) | |
157 | # define DFU_ALT_INFO | |
c6024c8e SDPP |
158 | #endif |
159 | ||
47b35a51 | 160 | #if defined(CONFIG_ZYNQ_SDHCI) || defined(CONFIG_ZYNQ_USB) |
293eb33f | 161 | # define CONFIG_SUPPORT_VFAT |
47b35a51 | 162 | # define CONFIG_CMD_FAT |
293eb33f | 163 | # define CONFIG_CMD_EXT2 |
47b35a51 | 164 | # define CONFIG_FAT_WRITE |
293eb33f | 165 | # define CONFIG_DOS_PARTITION |
2e38a906 SDPP |
166 | # define CONFIG_CMD_EXT4 |
167 | # define CONFIG_CMD_EXT4_WRITE | |
e9d69c1c | 168 | # define CONFIG_CMD_FS_GENERIC |
293eb33f MS |
169 | #endif |
170 | ||
18948632 | 171 | #define CONFIG_SYS_I2C_ZYNQ |
8934f784 | 172 | /* I2C */ |
18948632 | 173 | #if defined(CONFIG_SYS_I2C_ZYNQ) |
8934f784 | 174 | # define CONFIG_CMD_I2C |
0bdffe71 | 175 | # define CONFIG_SYS_I2C |
0bdffe71 | 176 | # define CONFIG_SYS_I2C_ZYNQ_SPEED 100000 |
18948632 | 177 | # define CONFIG_SYS_I2C_ZYNQ_SLAVE 0 |
8934f784 MS |
178 | #endif |
179 | ||
65da1efd JT |
180 | /* EEPROM */ |
181 | #ifdef CONFIG_ZYNQ_EEPROM | |
182 | # define CONFIG_CMD_EEPROM | |
183 | # define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
184 | # define CONFIG_SYS_I2C_EEPROM_ADDR 0x54 | |
185 | # define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 | |
186 | # define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5 | |
187 | # define CONFIG_SYS_EEPROM_SIZE 1024 /* Bytes */ | |
188 | #endif | |
189 | ||
18eee22f JT |
190 | /* Total Size of Environment Sector */ |
191 | #define CONFIG_ENV_SIZE (128 << 10) | |
192 | ||
b660ca13 JT |
193 | /* Allow to overwrite serial and ethaddr */ |
194 | #define CONFIG_ENV_OVERWRITE | |
195 | ||
f22651cf | 196 | /* Environment */ |
ed53e4d6 JT |
197 | #ifndef CONFIG_ENV_IS_NOWHERE |
198 | # ifndef CONFIG_SYS_NO_FLASH | |
199 | # define CONFIG_ENV_IS_IN_FLASH | |
200 | # elif defined(CONFIG_SYS_NO_FLASH) | |
201 | # define CONFIG_ENV_IS_NOWHERE | |
202 | # endif | |
203 | ||
204 | # define CONFIG_ENV_SECT_SIZE CONFIG_ENV_SIZE | |
205 | # define CONFIG_ENV_OFFSET 0xE0000 | |
206 | # define CONFIG_CMD_SAVEENV | |
207 | #endif | |
e83f61a6 JT |
208 | |
209 | /* Default environment */ | |
210 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
211 | "fit_image=fit.itb\0" \ | |
212 | "load_addr=0x2000000\0" \ | |
213 | "fit_size=0x800000\0" \ | |
214 | "flash_off=0x100000\0" \ | |
215 | "nor_flash_off=0xE2100000\0" \ | |
216 | "fdt_high=0x20000000\0" \ | |
217 | "initrd_high=0x20000000\0" \ | |
218 | "norboot=echo Copying FIT from NOR flash to RAM... && " \ | |
219 | "cp.b ${nor_flash_off} ${load_addr} ${fit_size} && " \ | |
220 | "bootm ${load_addr}\0" \ | |
221 | "sdboot=echo Copying FIT from SD to RAM... && " \ | |
e9d69c1c | 222 | "load mmc 0 ${load_addr} ${fit_image} && " \ |
e83f61a6 JT |
223 | "bootm ${load_addr}\0" \ |
224 | "jtagboot=echo TFTPing FIT to RAM... && " \ | |
dfa94058 | 225 | "tftpboot ${load_addr} ${fit_image} && " \ |
c6024c8e SDPP |
226 | "bootm ${load_addr}\0" \ |
227 | "usbboot=if usb start; then " \ | |
228 | "echo Copying FIT from USB to RAM... && " \ | |
e9d69c1c | 229 | "load usb 0 ${load_addr} ${fit_image} && " \ |
c6024c8e | 230 | "bootm ${load_addr}\0" \ |
87f3dbdf SDPP |
231 | "fi\0" \ |
232 | DFU_ALT_INFO | |
c6024c8e | 233 | |
e83f61a6 JT |
234 | #define CONFIG_BOOTCOMMAND "run $modeboot" |
235 | #define CONFIG_BOOTDELAY 3 /* -1 to Disable autoboot */ | |
236 | #define CONFIG_SYS_LOAD_ADDR 0 /* default? */ | |
f22651cf | 237 | |
36e0e197 JT |
238 | /* Miscellaneous configurable options */ |
239 | #define CONFIG_SYS_PROMPT "zynq-uboot> " | |
240 | #define CONFIG_SYS_HUSH_PARSER | |
241 | ||
242 | #define CONFIG_CMDLINE_EDITING | |
243 | #define CONFIG_AUTO_COMPLETE | |
b3de9249 | 244 | #define CONFIG_BOARD_LATE_INIT |
5a82d53c | 245 | #define CONFIG_DISPLAY_BOARDINFO |
36e0e197 | 246 | #define CONFIG_SYS_LONGHELP |
6c3e61de | 247 | #define CONFIG_CLOCKS |
d6c9bbaa | 248 | #define CONFIG_CMD_CLK |
841426ad | 249 | #define CONFIG_SYS_MAXARGS 32 /* max number of command args */ |
36e0e197 JT |
250 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
251 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
f22651cf MS |
252 | sizeof(CONFIG_SYS_PROMPT) + 16) |
253 | ||
7cd04192 | 254 | /* Physical Memory map */ |
0f5c2156 | 255 | #define CONFIG_SYS_TEXT_BASE 0x4000000 |
f22651cf | 256 | |
7cd04192 JT |
257 | #define CONFIG_NR_DRAM_BANKS 1 |
258 | #define CONFIG_SYS_SDRAM_BASE 0 | |
7cd04192 JT |
259 | |
260 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
261 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x1000) | |
262 | ||
599807fc | 263 | #define CONFIG_SYS_MALLOC_LEN 0x1400000 |
7cd04192 JT |
264 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_SDRAM_BASE |
265 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN | |
266 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
267 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
268 | GENERATED_GBL_DATA_SIZE) | |
53e49f74 JT |
269 | |
270 | /* Enable the PL to be downloaded */ | |
271 | #define CONFIG_FPGA | |
272 | #define CONFIG_FPGA_XILINX | |
273 | #define CONFIG_FPGA_ZYNQPL | |
274 | #define CONFIG_CMD_FPGA | |
64e809af | 275 | #define CONFIG_CMD_FPGA_LOADMK |
26ea9ce5 MS |
276 | #define CONFIG_CMD_FPGA_LOADP |
277 | #define CONFIG_CMD_FPGA_LOADBP | |
1a897668 | 278 | #define CONFIG_CMD_FPGA_LOADFS |
53e49f74 JT |
279 | |
280 | /* Open Firmware flat tree */ | |
281 | #define CONFIG_OF_LIBFDT | |
282 | ||
283 | /* FIT support */ | |
21d29f7f | 284 | #define CONFIG_IMAGE_FORMAT_LEGACY /* enable also legacy image format */ |
f22651cf | 285 | |
f8f36c5d | 286 | /* FDT support */ |
f8f36c5d JT |
287 | #define CONFIG_DISPLAY_BOARDINFO_LATE |
288 | ||
ae9f4899 | 289 | /* Extend size of kernel image for uncompression */ |
3d456eec | 290 | #define CONFIG_SYS_BOOTM_LEN (60 * 1024 * 1024) |
ae9f4899 | 291 | |
09ed635b JT |
292 | /* Boot FreeBSD/vxWorks from an ELF image */ |
293 | #if defined(CONFIG_ZYNQ_BOOT_FREEBSD) | |
294 | # define CONFIG_API | |
295 | # define CONFIG_CMD_ELF | |
296 | # define CONFIG_SYS_MMC_MAX_DEVICE 1 | |
297 | #endif | |
298 | ||
0107f240 | 299 | #define CONFIG_SYS_LDSCRIPT "arch/arm/mach-zynq/u-boot.lds" |
38716189 | 300 | |
f22651cf MS |
301 | /* Commands */ |
302 | #include <config_cmd_default.h> | |
303 | ||
304 | #define CONFIG_CMD_PING | |
305 | #define CONFIG_CMD_DHCP | |
306 | #define CONFIG_CMD_MII | |
427b2d4e | 307 | #define CONFIG_CMD_TFTPPUT |
f22651cf | 308 | |
d7e269cf | 309 | /* SPL part */ |
d7e269cf MS |
310 | #define CONFIG_CMD_SPL |
311 | #define CONFIG_SPL_FRAMEWORK | |
312 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
313 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
314 | #define CONFIG_SPL_SERIAL_SUPPORT | |
1540fb72 | 315 | #define CONFIG_SPL_BOARD_INIT |
d7e269cf | 316 | |
0107f240 | 317 | #define CONFIG_SPL_LDSCRIPT "arch/arm/mach-zynq/u-boot-spl.lds" |
d7e269cf | 318 | |
d7e269cf MS |
319 | /* MMC support */ |
320 | #ifdef CONFIG_ZYNQ_SDHCI0 | |
321 | #define CONFIG_SPL_MMC_SUPPORT | |
322 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */ | |
323 | #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */ | |
e2ccdf89 | 324 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 |
d7e269cf MS |
325 | #define CONFIG_SPL_LIBDISK_SUPPORT |
326 | #define CONFIG_SPL_FAT_SUPPORT | |
205b4f33 | 327 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot-dtb.img" |
0dfbcf02 MY |
328 | #endif |
329 | ||
330 | /* Disable dcache for SPL just for sure */ | |
331 | #ifdef CONFIG_SPL_BUILD | |
332 | #define CONFIG_SYS_DCACHE_OFF | |
333 | #undef CONFIG_FPGA | |
d7e269cf MS |
334 | #endif |
335 | ||
336 | /* Address in RAM where the parameters must be copied by SPL. */ | |
337 | #define CONFIG_SYS_SPL_ARGS_ADDR 0x10000000 | |
338 | ||
205b4f33 GG |
339 | #define CONFIG_SPL_FS_LOAD_ARGS_NAME "system.dtb" |
340 | #define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage" | |
d7e269cf MS |
341 | |
342 | /* Not using MMC raw mode - just for compilation purpose */ | |
343 | #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0 | |
344 | #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0 | |
345 | #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0 | |
346 | ||
347 | /* qspi mode is working fine */ | |
348 | #ifdef CONFIG_ZYNQ_QSPI | |
349 | #define CONFIG_SPL_SPI_SUPPORT | |
350 | #define CONFIG_SPL_SPI_LOAD | |
351 | #define CONFIG_SPL_SPI_FLASH_SUPPORT | |
d7e269cf | 352 | #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x100000 |
d7e269cf MS |
353 | #endif |
354 | ||
355 | /* for booting directly linux */ | |
356 | #define CONFIG_SPL_OS_BOOT | |
357 | ||
358 | /* SP location before relocation, must use scratch RAM */ | |
359 | #define CONFIG_SPL_TEXT_BASE 0x0 | |
360 | ||
361 | /* 3 * 64kB blocks of OCM - one is on the top because of bootrom */ | |
362 | #define CONFIG_SPL_MAX_SIZE 0x30000 | |
363 | ||
364 | /* The highest 64k OCM address */ | |
365 | #define OCM_HIGH_ADDR 0xffff0000 | |
366 | ||
367 | /* Just define any reasonable size */ | |
368 | #define CONFIG_SPL_STACK_SIZE 0x1000 | |
369 | ||
370 | /* SPL stack position - and stack goes down */ | |
371 | #define CONFIG_SPL_STACK (OCM_HIGH_ADDR + CONFIG_SPL_STACK_SIZE) | |
372 | ||
373 | /* On the top of OCM space */ | |
374 | #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_STACK + \ | |
375 | GENERATED_GBL_DATA_SIZE) | |
376 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x1000 | |
377 | ||
378 | /* BSS setup */ | |
379 | #define CONFIG_SPL_BSS_START_ADDR 0x100000 | |
380 | #define CONFIG_SPL_BSS_MAX_SIZE 0x100000 | |
381 | ||
382 | #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE | |
f22651cf | 383 | |
2b257216 MS |
384 | #define CONFIG_SYS_GENERIC_BOARD |
385 | ||
06fe8dae | 386 | #endif /* __CONFIG_ZYNQ_COMMON_H */ |