]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - include/linux/mtd/onenand.h
mtd: rawnand: Always store info about bad block markers in chip struct
[thirdparty/kernel/stable.git] / include / linux / mtd / onenand.h
CommitLineData
cd5f6346
KP
1/*
2 * linux/include/linux/mtd/onenand.h
3 *
3cf60253 4 * Copyright © 2005-2009 Samsung Electronics
cd5f6346
KP
5 * Kyungmin Park <kyungmin.park@samsung.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11
12#ifndef __LINUX_MTD_ONENAND_H
13#define __LINUX_MTD_ONENAND_H
14
15#include <linux/spinlock.h>
2c22120f 16#include <linux/completion.h>
30631cb8 17#include <linux/mtd/flashchip.h>
cd5f6346 18#include <linux/mtd/onenand_regs.h>
cdc00130 19#include <linux/mtd/bbm.h>
cd5f6346 20
5988af23 21#define MAX_DIES 2
cd5f6346
KP
22#define MAX_BUFFERRAM 2
23
24/* Scan and identify a OneNAND device */
25extern int onenand_scan(struct mtd_info *mtd, int max_chips);
26/* Free resources held by the OneNAND device */
27extern void onenand_release(struct mtd_info *mtd);
28
cd5f6346
KP
29/**
30 * struct onenand_bufferram - OneNAND BufferRAM Data
abf3c0f2 31 * @blockpage: block & page address in BufferRAM
cd5f6346
KP
32 */
33struct onenand_bufferram {
abf3c0f2 34 int blockpage;
cd5f6346
KP
35};
36
37/**
38 * struct onenand_chip - OneNAND Private Flash Chip Data
ea9b6dcc 39 * @base: [BOARDSPECIFIC] address to access OneNAND
5988af23
RH
40 * @dies: [INTERN][FLEX-ONENAND] number of dies on chip
41 * @boundary: [INTERN][FLEX-ONENAND] Boundary of the dies
42 * @diesize: [INTERN][FLEX-ONENAND] Size of the dies
ea9b6dcc 43 * @chipsize: [INTERN] the size of one chip for multichip arrays
5988af23
RH
44 * FIXME For Flex-OneNAND, chipsize holds maximum possible
45 * device size ie when all blocks are considered MLC
ea9b6dcc
RD
46 * @device_id: [INTERN] device ID
47 * @density_mask: chip density, used for DDP devices
48 * @verstion_id: [INTERN] version ID
49 * @options: [BOARDSPECIFIC] various chip options. They can
50 * partly be set to inform onenand_scan about
51 * @erase_shift: [INTERN] number of address bits in a block
52 * @page_shift: [INTERN] number of address bits in a page
ea9b6dcc 53 * @page_mask: [INTERN] a page per block mask
ee9745fc 54 * @writesize: [INTERN] a real page size
ea9b6dcc
RD
55 * @bufferram_index: [INTERN] BufferRAM index
56 * @bufferram: [INTERN] BufferRAM info
57 * @readw: [REPLACEABLE] hardware specific function for read short
58 * @writew: [REPLACEABLE] hardware specific function for write short
59 * @command: [REPLACEABLE] hardware specific function for writing
60 * commands to the chip
61 * @wait: [REPLACEABLE] hardware specific function for wait on ready
31bb999e
KP
62 * @bbt_wait: [REPLACEABLE] hardware specific function for bbt wait on ready
63 * @unlock_all: [REPLACEABLE] hardware specific function for unlock all
ea9b6dcc
RD
64 * @read_bufferram: [REPLACEABLE] hardware specific function for BufferRAM Area
65 * @write_bufferram: [REPLACEABLE] hardware specific function for BufferRAM Area
66 * @read_word: [REPLACEABLE] hardware specific function for read
67 * register of OneNAND
68 * @write_word: [REPLACEABLE] hardware specific function for write
69 * register of OneNAND
70 * @mmcontrol: sync burst read function
ad0d363b 71 * @chip_probe: [REPLACEABLE] hardware specific function for chip probe
ea9b6dcc
RD
72 * @block_markbad: function to mark a block as bad
73 * @scan_bbt: [REPLACEALBE] hardware specific function for scanning
74 * Bad block Table
75 * @chip_lock: [INTERN] spinlock used to protect access to this
76 * structure and the chip
77 * @wq: [INTERN] wait queue to sleep on if a OneNAND
78 * operation is in progress
79 * @state: [INTERN] the current state of the OneNAND device
470bc844
KP
80 * @page_buf: [INTERN] page main data buffer
81 * @oob_buf: [INTERN] page oob data buffer
60d84f97 82 * @subpagesize: [INTERN] holds the subpagesize
ea9b6dcc
RD
83 * @bbm: [REPLACEABLE] pointer to Bad Block Management
84 * @priv: [OPTIONAL] pointer to private chip date
cd5f6346
KP
85 */
86struct onenand_chip {
87 void __iomem *base;
5988af23
RH
88 unsigned dies;
89 unsigned boundary[MAX_DIES];
90 loff_t diesize[MAX_DIES];
cd5f6346
KP
91 unsigned int chipsize;
92 unsigned int device_id;
28b79ff9 93 unsigned int version_id;
5988af23 94 unsigned int technology;
83a36838 95 unsigned int density_mask;
cd5f6346
KP
96 unsigned int options;
97
98 unsigned int erase_shift;
99 unsigned int page_shift;
cd5f6346 100 unsigned int page_mask;
ee9745fc 101 unsigned int writesize;
cd5f6346
KP
102
103 unsigned int bufferram_index;
104 struct onenand_bufferram bufferram[MAX_BUFFERRAM];
105
106 int (*command)(struct mtd_info *mtd, int cmd, loff_t address, size_t len);
107 int (*wait)(struct mtd_info *mtd, int state);
31bb999e
KP
108 int (*bbt_wait)(struct mtd_info *mtd, int state);
109 void (*unlock_all)(struct mtd_info *mtd);
cd5f6346
KP
110 int (*read_bufferram)(struct mtd_info *mtd, int area,
111 unsigned char *buffer, int offset, size_t count);
112 int (*write_bufferram)(struct mtd_info *mtd, int area,
113 const unsigned char *buffer, int offset, size_t count);
114 unsigned short (*read_word)(void __iomem *addr);
115 void (*write_word)(unsigned short value, void __iomem *addr);
52b0eea7 116 void (*mmcontrol)(struct mtd_info *mtd, int sync_read);
ad0d363b 117 int (*chip_probe)(struct mtd_info *mtd);
cdc00130
KP
118 int (*block_markbad)(struct mtd_info *mtd, loff_t ofs);
119 int (*scan_bbt)(struct mtd_info *mtd);
cf24dc85
AH
120 int (*enable)(struct mtd_info *mtd);
121 int (*disable)(struct mtd_info *mtd);
cd5f6346 122
2c22120f
KP
123 struct completion complete;
124 int irq;
125
cd5f6346
KP
126 spinlock_t chip_lock;
127 wait_queue_head_t wq;
30631cb8 128 flstate_t state;
532a37cf 129 unsigned char *page_buf;
470bc844 130 unsigned char *oob_buf;
4a8ce0b0
KP
131#ifdef CONFIG_MTD_ONENAND_VERIFY_WRITE
132 unsigned char *verify_buf;
133#endif
cd5f6346 134
60d84f97 135 int subpagesize;
cd5f6346 136
5bd34c09 137 void *bbm;
cdc00130 138
cd5f6346 139 void *priv;
3e3198f1
RT
140
141 /*
142 * Shows that the current operation is composed
143 * of sequence of commands. For example, cache program.
144 * Such command status OnGo bit is checked at the end of
145 * sequence.
146 */
147 unsigned int ongoing;
cd5f6346
KP
148};
149
fcc31470
KP
150/*
151 * Helper macros
152 */
3cf60253
AKS
153#define ONENAND_PAGES_PER_BLOCK (1<<6)
154
cd5f6346
KP
155#define ONENAND_CURRENT_BUFFERRAM(this) (this->bufferram_index)
156#define ONENAND_NEXT_BUFFERRAM(this) (this->bufferram_index ^ 1)
157#define ONENAND_SET_NEXT_BUFFERRAM(this) (this->bufferram_index ^= 1)
a8de85d5 158#define ONENAND_SET_PREV_BUFFERRAM(this) (this->bufferram_index ^= 1)
ee9745fc
KP
159#define ONENAND_SET_BUFFERRAM0(this) (this->bufferram_index = 0)
160#define ONENAND_SET_BUFFERRAM1(this) (this->bufferram_index = 1)
cd5f6346 161
5988af23
RH
162#define FLEXONENAND(this) \
163 (this->device_id & DEVICE_IS_FLEXONENAND)
fcc31470
KP
164#define ONENAND_GET_SYS_CFG1(this) \
165 (this->read_word(this->base + ONENAND_REG_SYS_CFG1))
166#define ONENAND_SET_SYS_CFG1(v, this) \
167 (this->write_word(v, this->base + ONENAND_REG_SYS_CFG1))
168
738d61f5
KP
169#define ONENAND_IS_DDP(this) \
170 (this->device_id & ONENAND_DEVICE_IS_DDP)
171
5988af23
RH
172#define ONENAND_IS_MLC(this) \
173 (this->technology & ONENAND_TECHNOLOGY_IS_MLC)
174
ee9745fc
KP
175#ifdef CONFIG_MTD_ONENAND_2X_PROGRAM
176#define ONENAND_IS_2PLANE(this) \
177 (this->options & ONENAND_HAS_2PLANE)
178#else
179#define ONENAND_IS_2PLANE(this) (0)
180#endif
181
3e3198f1
RT
182#define ONENAND_IS_CACHE_PROGRAM(this) \
183 (this->options & ONENAND_HAS_CACHE_PROGRAM)
184
e1c10243
KP
185#define ONENAND_IS_NOP_1(this) \
186 (this->options & ONENAND_HAS_NOP_1)
187
9c01f87d
KP
188/* Check byte access in OneNAND */
189#define ONENAND_CHECK_BYTE_ACCESS(addr) (addr & 0x1)
190
cd5f6346
KP
191/*
192 * Options bits
193 */
28b79ff9
KP
194#define ONENAND_HAS_CONT_LOCK (0x0001)
195#define ONENAND_HAS_UNLOCK_ALL (0x0002)
ee9745fc 196#define ONENAND_HAS_2PLANE (0x0004)
6a88c47b 197#define ONENAND_HAS_4KB_PAGE (0x0008)
3e3198f1 198#define ONENAND_HAS_CACHE_PROGRAM (0x0010)
e1c10243 199#define ONENAND_HAS_NOP_1 (0x0020)
31bb999e 200#define ONENAND_SKIP_UNLOCK_CHECK (0x0100)
532a37cf 201#define ONENAND_PAGEBUF_ALLOC (0x1000)
470bc844 202#define ONENAND_OOBBUF_ALLOC (0x2000)
b3dcfd35 203#define ONENAND_SKIP_INITIAL_UNLOCKING (0x4000)
cd5f6346 204
6a88c47b
KP
205#define ONENAND_IS_4KB_PAGE(this) \
206 (this->options & ONENAND_HAS_4KB_PAGE)
207
cd5f6346
KP
208/*
209 * OneNAND Flash Manufacturer ID Codes
210 */
211#define ONENAND_MFR_SAMSUNG 0xec
ee8f3768 212#define ONENAND_MFR_NUMONYX 0x20
cd5f6346
KP
213
214/**
ea9b6dcc
RD
215 * struct onenand_manufacturers - NAND Flash Manufacturer ID Structure
216 * @name: Manufacturer name
217 * @id: manufacturer ID code of device.
cd5f6346
KP
218*/
219struct onenand_manufacturers {
220 int id;
221 char *name;
222};
223
607d1cb1
AB
224int onenand_bbt_read_oob(struct mtd_info *mtd, loff_t from,
225 struct mtd_oob_ops *ops);
5988af23
RH
226unsigned onenand_block(struct onenand_chip *this, loff_t addr);
227loff_t onenand_addr(struct onenand_chip *this, int block);
228int flexonenand_region(struct mtd_info *mtd, loff_t addr);
607d1cb1 229
778dbcc1
MD
230struct mtd_partition;
231
232struct onenand_platform_data {
233 void (*mmcontrol)(struct mtd_info *mtd, int sync_read);
3328dc31
KP
234 int (*read_bufferram)(struct mtd_info *mtd, int area,
235 unsigned char *buffer, int offset, size_t count);
778dbcc1
MD
236 struct mtd_partition *parts;
237 unsigned int nr_parts;
238};
239
cd5f6346 240#endif /* __LINUX_MTD_ONENAND_H */