]> git.ipfire.org Git - thirdparty/kernel/linux.git/blame - include/linux/regmap.h
regmap: irq: make flags bool and put them in a bitfield
[thirdparty/kernel/linux.git] / include / linux / regmap.h
CommitLineData
b83a313b
MB
1#ifndef __LINUX_REGMAP_H
2#define __LINUX_REGMAP_H
3
4/*
5 * Register map access API
6 *
7 * Copyright 2011 Wolfson Microelectronics plc
8 *
9 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
b83a313b 16#include <linux/list.h>
6863ca62 17#include <linux/rbtree.h>
b83a313b 18
de477254 19struct module;
313162d0 20struct device;
9943fa30 21struct i2c_client;
90f790d2 22struct irq_domain;
a676f083 23struct spi_device;
b83d2ff0 24struct regmap;
6863ca62 25struct regmap_range_cfg;
67252287 26struct regmap_field;
9943fa30 27
9fabe24e
DP
28/* An enum of all the supported cache types */
29enum regcache_type {
30 REGCACHE_NONE,
28644c80 31 REGCACHE_RBTREE,
2ac902ce
MB
32 REGCACHE_COMPRESSED,
33 REGCACHE_FLAT,
9fabe24e
DP
34};
35
bd20eb54
MB
36/**
37 * Default value for a register. We use an array of structs rather
38 * than a simple array as many modern devices have very sparse
39 * register maps.
40 *
41 * @reg: Register address.
42 * @def: Register default value.
43 */
44struct reg_default {
45 unsigned int reg;
46 unsigned int def;
47};
48
b83d2ff0
MB
49#ifdef CONFIG_REGMAP
50
141eba2e
SW
51enum regmap_endian {
52 /* Unspecified -> 0 -> Backwards compatible default */
53 REGMAP_ENDIAN_DEFAULT = 0,
54 REGMAP_ENDIAN_BIG,
55 REGMAP_ENDIAN_LITTLE,
56 REGMAP_ENDIAN_NATIVE,
57};
58
76aad392
DC
59/**
60 * A register range, used for access related checks
61 * (readable/writeable/volatile/precious checks)
62 *
63 * @range_min: address of first register
64 * @range_max: address of last register
65 */
66struct regmap_range {
67 unsigned int range_min;
68 unsigned int range_max;
69};
70
71/*
72 * A table of ranges including some yes ranges and some no ranges.
73 * If a register belongs to a no_range, the corresponding check function
74 * will return false. If a register belongs to a yes range, the corresponding
75 * check function will return true. "no_ranges" are searched first.
76 *
77 * @yes_ranges : pointer to an array of regmap ranges used as "yes ranges"
78 * @n_yes_ranges: size of the above array
79 * @no_ranges: pointer to an array of regmap ranges used as "no ranges"
80 * @n_no_ranges: size of the above array
81 */
82struct regmap_access_table {
83 const struct regmap_range *yes_ranges;
84 unsigned int n_yes_ranges;
85 const struct regmap_range *no_ranges;
86 unsigned int n_no_ranges;
87};
88
0d4529c5
DC
89typedef void (*regmap_lock)(void *);
90typedef void (*regmap_unlock)(void *);
91
dd898b20
MB
92/**
93 * Configuration for the register map of a device.
94 *
d3c242e1
SW
95 * @name: Optional name of the regmap. Useful when a device has multiple
96 * register regions.
97 *
dd898b20 98 * @reg_bits: Number of bits in a register address, mandatory.
f01ee60f
SW
99 * @reg_stride: The register address stride. Valid register addresses are a
100 * multiple of this value. If set to 0, a value of 1 will be
101 * used.
82159ba8 102 * @pad_bits: Number of bits of padding between register and value.
dd898b20 103 * @val_bits: Number of bits in a register value, mandatory.
2e2ae66d 104 *
3566cc9d 105 * @writeable_reg: Optional callback returning true if the register
76aad392
DC
106 * can be written to. If this field is NULL but wr_table
107 * (see below) is not, the check is performed on such table
108 * (a register is writeable if it belongs to one of the ranges
109 * specified by wr_table).
3566cc9d 110 * @readable_reg: Optional callback returning true if the register
76aad392
DC
111 * can be read from. If this field is NULL but rd_table
112 * (see below) is not, the check is performed on such table
113 * (a register is readable if it belongs to one of the ranges
114 * specified by rd_table).
3566cc9d 115 * @volatile_reg: Optional callback returning true if the register
76aad392
DC
116 * value can't be cached. If this field is NULL but
117 * volatile_table (see below) is not, the check is performed on
118 * such table (a register is volatile if it belongs to one of
119 * the ranges specified by volatile_table).
3566cc9d 120 * @precious_reg: Optional callback returning true if the rgister
76aad392
DC
121 * should not be read outside of a call from the driver
122 * (eg, a clear on read interrupt status register). If this
123 * field is NULL but precious_table (see below) is not, the
124 * check is performed on such table (a register is precious if
125 * it belongs to one of the ranges specified by precious_table).
126 * @lock: Optional lock callback (overrides regmap's default lock
127 * function, based on spinlock or mutex).
128 * @unlock: As above for unlocking.
129 * @lock_arg: this field is passed as the only argument of lock/unlock
130 * functions (ignored in case regular lock/unlock functions
131 * are not overridden).
d2a5884a
AS
132 * @reg_read: Optional callback that if filled will be used to perform
133 * all the reads from the registers. Should only be provided for
134 * devices whos read operation cannot be represented as a simple read
135 * operation on a bus such as SPI, I2C, etc. Most of the devices do
136 * not need this.
137 * @reg_write: Same as above for writing.
138 * @fast_io: Register IO is fast. Use a spinlock instead of a mutex
139 * to perform locking. This field is ignored if custom lock/unlock
140 * functions are used (see fields lock/unlock of struct regmap_config).
141 * This field is a duplicate of a similar file in
142 * 'struct regmap_bus' and serves exact same purpose.
143 * Use it only for "no-bus" cases.
bd20eb54 144 * @max_register: Optional, specifies the maximum valid register index.
76aad392
DC
145 * @wr_table: Optional, points to a struct regmap_access_table specifying
146 * valid ranges for write access.
147 * @rd_table: As above, for read access.
148 * @volatile_table: As above, for volatile registers.
149 * @precious_table: As above, for precious registers.
bd20eb54
MB
150 * @reg_defaults: Power on reset values for registers (for use with
151 * register cache support).
152 * @num_reg_defaults: Number of elements in reg_defaults.
6f306441
LPC
153 *
154 * @read_flag_mask: Mask to be set in the top byte of the register when doing
155 * a read.
156 * @write_flag_mask: Mask to be set in the top byte of the register when doing
157 * a write. If both read_flag_mask and write_flag_mask are
158 * empty the regmap_bus default masks are used.
2e33caf1
AJ
159 * @use_single_rw: If set, converts the bulk read and write operations into
160 * a series of single read and write operations. This is useful
161 * for device that does not support bulk read and write.
9fabe24e
DP
162 *
163 * @cache_type: The actual cache type.
164 * @reg_defaults_raw: Power on reset values for registers (for use with
165 * register cache support).
166 * @num_reg_defaults_raw: Number of elements in reg_defaults_raw.
141eba2e
SW
167 * @reg_format_endian: Endianness for formatted register addresses. If this is
168 * DEFAULT, the @reg_format_endian_default value from the
169 * regmap bus is used.
170 * @val_format_endian: Endianness for formatted register values. If this is
171 * DEFAULT, the @reg_format_endian_default value from the
172 * regmap bus is used.
6863ca62
KG
173 *
174 * @ranges: Array of configuration entries for virtual address ranges.
175 * @num_ranges: Number of range configuration entries.
dd898b20 176 */
b83a313b 177struct regmap_config {
d3c242e1
SW
178 const char *name;
179
b83a313b 180 int reg_bits;
f01ee60f 181 int reg_stride;
82159ba8 182 int pad_bits;
b83a313b 183 int val_bits;
2e2ae66d 184
2e2ae66d
MB
185 bool (*writeable_reg)(struct device *dev, unsigned int reg);
186 bool (*readable_reg)(struct device *dev, unsigned int reg);
187 bool (*volatile_reg)(struct device *dev, unsigned int reg);
18694886 188 bool (*precious_reg)(struct device *dev, unsigned int reg);
0d4529c5
DC
189 regmap_lock lock;
190 regmap_unlock unlock;
191 void *lock_arg;
bd20eb54 192
d2a5884a
AS
193 int (*reg_read)(void *context, unsigned int reg, unsigned int *val);
194 int (*reg_write)(void *context, unsigned int reg, unsigned int val);
195
196 bool fast_io;
197
bd20eb54 198 unsigned int max_register;
76aad392
DC
199 const struct regmap_access_table *wr_table;
200 const struct regmap_access_table *rd_table;
201 const struct regmap_access_table *volatile_table;
202 const struct regmap_access_table *precious_table;
720e4616 203 const struct reg_default *reg_defaults;
9fabe24e
DP
204 unsigned int num_reg_defaults;
205 enum regcache_type cache_type;
206 const void *reg_defaults_raw;
207 unsigned int num_reg_defaults_raw;
6f306441
LPC
208
209 u8 read_flag_mask;
210 u8 write_flag_mask;
2e33caf1
AJ
211
212 bool use_single_rw;
141eba2e
SW
213
214 enum regmap_endian reg_format_endian;
215 enum regmap_endian val_format_endian;
38e23194 216
6863ca62 217 const struct regmap_range_cfg *ranges;
e3549cd0 218 unsigned int num_ranges;
6863ca62
KG
219};
220
221/**
222 * Configuration for indirectly accessed or paged registers.
223 * Registers, mapped to this virtual range, are accessed in two steps:
224 * 1. page selector register update;
225 * 2. access through data window registers.
226 *
d058bb49
MB
227 * @name: Descriptive name for diagnostics
228 *
6863ca62
KG
229 * @range_min: Address of the lowest register address in virtual range.
230 * @range_max: Address of the highest register in virtual range.
231 *
232 * @page_sel_reg: Register with selector field.
233 * @page_sel_mask: Bit shift for selector value.
234 * @page_sel_shift: Bit mask for selector value.
235 *
236 * @window_start: Address of first (lowest) register in data window.
237 * @window_len: Number of registers in data window.
238 */
239struct regmap_range_cfg {
d058bb49
MB
240 const char *name;
241
6863ca62
KG
242 /* Registers of virtual address range */
243 unsigned int range_min;
244 unsigned int range_max;
245
246 /* Page selector for indirect addressing */
247 unsigned int selector_reg;
248 unsigned int selector_mask;
249 int selector_shift;
250
251 /* Data window (per each page) */
252 unsigned int window_start;
253 unsigned int window_len;
b83a313b
MB
254};
255
0d509f2b
MB
256struct regmap_async;
257
0135bbcc 258typedef int (*regmap_hw_write)(void *context, const void *data,
b83a313b 259 size_t count);
0135bbcc 260typedef int (*regmap_hw_gather_write)(void *context,
b83a313b
MB
261 const void *reg, size_t reg_len,
262 const void *val, size_t val_len);
0d509f2b
MB
263typedef int (*regmap_hw_async_write)(void *context,
264 const void *reg, size_t reg_len,
265 const void *val, size_t val_len,
266 struct regmap_async *async);
0135bbcc 267typedef int (*regmap_hw_read)(void *context,
b83a313b
MB
268 const void *reg_buf, size_t reg_size,
269 void *val_buf, size_t val_size);
0d509f2b 270typedef struct regmap_async *(*regmap_hw_async_alloc)(void);
0135bbcc 271typedef void (*regmap_hw_free_context)(void *context);
b83a313b
MB
272
273/**
274 * Description of a hardware bus for the register map infrastructure.
275 *
bacdbe07 276 * @fast_io: Register IO is fast. Use a spinlock instead of a mutex
0d4529c5
DC
277 * to perform locking. This field is ignored if custom lock/unlock
278 * functions are used (see fields lock/unlock of
279 * struct regmap_config).
b83a313b
MB
280 * @write: Write operation.
281 * @gather_write: Write operation with split register/value, return -ENOTSUPP
282 * if not implemented on a given device.
0d509f2b
MB
283 * @async_write: Write operation which completes asynchronously, optional and
284 * must serialise with respect to non-async I/O.
b83a313b
MB
285 * @read: Read operation. Data is returned in the buffer used to transmit
286 * data.
0d509f2b 287 * @async_alloc: Allocate a regmap_async() structure.
b83a313b
MB
288 * @read_flag_mask: Mask to be set in the top byte of the register when doing
289 * a read.
141eba2e
SW
290 * @reg_format_endian_default: Default endianness for formatted register
291 * addresses. Used when the regmap_config specifies DEFAULT. If this is
292 * DEFAULT, BIG is assumed.
293 * @val_format_endian_default: Default endianness for formatted register
294 * values. Used when the regmap_config specifies DEFAULT. If this is
295 * DEFAULT, BIG is assumed.
0d509f2b 296 * @async_size: Size of struct used for async work.
b83a313b
MB
297 */
298struct regmap_bus {
bacdbe07 299 bool fast_io;
b83a313b
MB
300 regmap_hw_write write;
301 regmap_hw_gather_write gather_write;
0d509f2b 302 regmap_hw_async_write async_write;
b83a313b 303 regmap_hw_read read;
0135bbcc 304 regmap_hw_free_context free_context;
0d509f2b 305 regmap_hw_async_alloc async_alloc;
b83a313b 306 u8 read_flag_mask;
141eba2e
SW
307 enum regmap_endian reg_format_endian_default;
308 enum regmap_endian val_format_endian_default;
b83a313b
MB
309};
310
311struct regmap *regmap_init(struct device *dev,
312 const struct regmap_bus *bus,
0135bbcc 313 void *bus_context,
b83a313b 314 const struct regmap_config *config);
9943fa30
MB
315struct regmap *regmap_init_i2c(struct i2c_client *i2c,
316 const struct regmap_config *config);
a676f083
MB
317struct regmap *regmap_init_spi(struct spi_device *dev,
318 const struct regmap_config *config);
878ec67b
PZ
319struct regmap *regmap_init_mmio_clk(struct device *dev, const char *clk_id,
320 void __iomem *regs,
321 const struct regmap_config *config);
a676f083 322
c0eb4676
MB
323struct regmap *devm_regmap_init(struct device *dev,
324 const struct regmap_bus *bus,
0135bbcc 325 void *bus_context,
c0eb4676
MB
326 const struct regmap_config *config);
327struct regmap *devm_regmap_init_i2c(struct i2c_client *i2c,
328 const struct regmap_config *config);
329struct regmap *devm_regmap_init_spi(struct spi_device *dev,
330 const struct regmap_config *config);
878ec67b
PZ
331struct regmap *devm_regmap_init_mmio_clk(struct device *dev, const char *clk_id,
332 void __iomem *regs,
333 const struct regmap_config *config);
334
335/**
336 * regmap_init_mmio(): Initialise register map
337 *
338 * @dev: Device that will be interacted with
339 * @regs: Pointer to memory-mapped IO region
340 * @config: Configuration for register map
341 *
342 * The return value will be an ERR_PTR() on error or a valid pointer to
343 * a struct regmap.
344 */
345static inline struct regmap *regmap_init_mmio(struct device *dev,
346 void __iomem *regs,
347 const struct regmap_config *config)
348{
349 return regmap_init_mmio_clk(dev, NULL, regs, config);
350}
351
352/**
353 * devm_regmap_init_mmio(): Initialise managed register map
354 *
355 * @dev: Device that will be interacted with
356 * @regs: Pointer to memory-mapped IO region
357 * @config: Configuration for register map
358 *
359 * The return value will be an ERR_PTR() on error or a valid pointer
360 * to a struct regmap. The regmap will be automatically freed by the
361 * device management code.
362 */
363static inline struct regmap *devm_regmap_init_mmio(struct device *dev,
364 void __iomem *regs,
365 const struct regmap_config *config)
366{
367 return devm_regmap_init_mmio_clk(dev, NULL, regs, config);
368}
c0eb4676 369
b83a313b 370void regmap_exit(struct regmap *map);
bf315173
MB
371int regmap_reinit_cache(struct regmap *map,
372 const struct regmap_config *config);
72b39f6f 373struct regmap *dev_get_regmap(struct device *dev, const char *name);
b83a313b
MB
374int regmap_write(struct regmap *map, unsigned int reg, unsigned int val);
375int regmap_raw_write(struct regmap *map, unsigned int reg,
376 const void *val, size_t val_len);
8eaeb219
LD
377int regmap_bulk_write(struct regmap *map, unsigned int reg, const void *val,
378 size_t val_count);
0d509f2b
MB
379int regmap_raw_write_async(struct regmap *map, unsigned int reg,
380 const void *val, size_t val_len);
b83a313b
MB
381int regmap_read(struct regmap *map, unsigned int reg, unsigned int *val);
382int regmap_raw_read(struct regmap *map, unsigned int reg,
383 void *val, size_t val_len);
384int regmap_bulk_read(struct regmap *map, unsigned int reg, void *val,
385 size_t val_count);
386int regmap_update_bits(struct regmap *map, unsigned int reg,
387 unsigned int mask, unsigned int val);
018690d3
MB
388int regmap_update_bits_check(struct regmap *map, unsigned int reg,
389 unsigned int mask, unsigned int val,
390 bool *change);
a6539c32 391int regmap_get_val_bytes(struct regmap *map);
0d509f2b 392int regmap_async_complete(struct regmap *map);
221ad7f2 393bool regmap_can_raw_write(struct regmap *map);
b83a313b 394
39a58439 395int regcache_sync(struct regmap *map);
4d4cfd16
MB
396int regcache_sync_region(struct regmap *map, unsigned int min,
397 unsigned int max);
697e85bc
MB
398int regcache_drop_region(struct regmap *map, unsigned int min,
399 unsigned int max);
92afb286 400void regcache_cache_only(struct regmap *map, bool enable);
6eb0f5e0 401void regcache_cache_bypass(struct regmap *map, bool enable);
8ae0d7e8 402void regcache_mark_dirty(struct regmap *map);
92afb286 403
154881e5
MB
404bool regmap_check_range_table(struct regmap *map, unsigned int reg,
405 const struct regmap_access_table *table);
406
22f0d90a
MB
407int regmap_register_patch(struct regmap *map, const struct reg_default *regs,
408 int num_regs);
409
76aad392
DC
410static inline bool regmap_reg_in_range(unsigned int reg,
411 const struct regmap_range *range)
412{
413 return reg >= range->range_min && reg <= range->range_max;
414}
415
416bool regmap_reg_in_ranges(unsigned int reg,
417 const struct regmap_range *ranges,
418 unsigned int nranges);
419
67252287
SK
420/**
421 * Description of an register field
422 *
423 * @reg: Offset of the register within the regmap bank
424 * @lsb: lsb of the register field.
425 * @reg: msb of the register field.
426 */
427struct reg_field {
428 unsigned int reg;
429 unsigned int lsb;
430 unsigned int msb;
431};
432
433#define REG_FIELD(_reg, _lsb, _msb) { \
434 .reg = _reg, \
435 .lsb = _lsb, \
436 .msb = _msb, \
437 }
438
439struct regmap_field *regmap_field_alloc(struct regmap *regmap,
440 struct reg_field reg_field);
441void regmap_field_free(struct regmap_field *field);
442
443struct regmap_field *devm_regmap_field_alloc(struct device *dev,
444 struct regmap *regmap, struct reg_field reg_field);
445void devm_regmap_field_free(struct device *dev, struct regmap_field *field);
446
447int regmap_field_read(struct regmap_field *field, unsigned int *val);
448int regmap_field_write(struct regmap_field *field, unsigned int val);
76aad392 449
f8beab2b
MB
450/**
451 * Description of an IRQ for the generic regmap irq_chip.
452 *
453 * @reg_offset: Offset of the status/mask register within the bank
454 * @mask: Mask used to flag/control the register.
455 */
456struct regmap_irq {
457 unsigned int reg_offset;
458 unsigned int mask;
459};
460
461/**
462 * Description of a generic regmap irq_chip. This is not intended to
463 * handle every possible interrupt controller, but it should handle a
464 * substantial proportion of those that are found in the wild.
465 *
466 * @name: Descriptive name for IRQ controller.
467 *
468 * @status_base: Base status register address.
469 * @mask_base: Base mask register address.
470 * @ack_base: Base ack address. If zero then the chip is clear on read.
a43fd50d 471 * @wake_base: Base address for wake enables. If zero unsupported.
022f926a 472 * @irq_reg_stride: Stride to use for chips where registers are not contiguous.
2753e6f8 473 * @init_ack_masked: Ack all masked interrupts once during initalization.
0c00c50b 474 * @runtime_pm: Hold a runtime PM lock on the device when accessing it.
f8beab2b
MB
475 *
476 * @num_regs: Number of registers in each control bank.
477 * @irqs: Descriptors for individual IRQs. Interrupt numbers are
478 * assigned based on the index in the array of the interrupt.
479 * @num_irqs: Number of descriptors.
480 */
481struct regmap_irq_chip {
482 const char *name;
483
484 unsigned int status_base;
485 unsigned int mask_base;
486 unsigned int ack_base;
a43fd50d 487 unsigned int wake_base;
022f926a 488 unsigned int irq_reg_stride;
f484f7a6
PZ
489 bool init_ack_masked:1;
490 bool mask_invert:1;
491 bool wake_invert:1;
492 bool runtime_pm:1;
f8beab2b
MB
493
494 int num_regs;
495
496 const struct regmap_irq *irqs;
497 int num_irqs;
498};
499
500struct regmap_irq_chip_data;
501
502int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
b026ddbb 503 int irq_base, const struct regmap_irq_chip *chip,
f8beab2b
MB
504 struct regmap_irq_chip_data **data);
505void regmap_del_irq_chip(int irq, struct regmap_irq_chip_data *data);
209a6006 506int regmap_irq_chip_get_base(struct regmap_irq_chip_data *data);
4af8be67 507int regmap_irq_get_virq(struct regmap_irq_chip_data *data, int irq);
90f790d2 508struct irq_domain *regmap_irq_get_domain(struct regmap_irq_chip_data *data);
92afb286 509
9cde5fcd
MB
510#else
511
512/*
513 * These stubs should only ever be called by generic code which has
514 * regmap based facilities, if they ever get called at runtime
515 * something is going wrong and something probably needs to select
516 * REGMAP.
517 */
518
519static inline int regmap_write(struct regmap *map, unsigned int reg,
520 unsigned int val)
521{
522 WARN_ONCE(1, "regmap API is disabled");
523 return -EINVAL;
524}
525
526static inline int regmap_raw_write(struct regmap *map, unsigned int reg,
527 const void *val, size_t val_len)
528{
529 WARN_ONCE(1, "regmap API is disabled");
530 return -EINVAL;
531}
532
0d509f2b
MB
533static inline int regmap_raw_write_async(struct regmap *map, unsigned int reg,
534 const void *val, size_t val_len)
535{
536 WARN_ONCE(1, "regmap API is disabled");
537 return -EINVAL;
538}
539
9cde5fcd
MB
540static inline int regmap_bulk_write(struct regmap *map, unsigned int reg,
541 const void *val, size_t val_count)
542{
543 WARN_ONCE(1, "regmap API is disabled");
544 return -EINVAL;
545}
546
547static inline int regmap_read(struct regmap *map, unsigned int reg,
548 unsigned int *val)
549{
550 WARN_ONCE(1, "regmap API is disabled");
551 return -EINVAL;
552}
553
554static inline int regmap_raw_read(struct regmap *map, unsigned int reg,
555 void *val, size_t val_len)
556{
557 WARN_ONCE(1, "regmap API is disabled");
558 return -EINVAL;
559}
560
561static inline int regmap_bulk_read(struct regmap *map, unsigned int reg,
562 void *val, size_t val_count)
563{
564 WARN_ONCE(1, "regmap API is disabled");
565 return -EINVAL;
566}
567
568static inline int regmap_update_bits(struct regmap *map, unsigned int reg,
569 unsigned int mask, unsigned int val)
570{
571 WARN_ONCE(1, "regmap API is disabled");
572 return -EINVAL;
573}
574
575static inline int regmap_update_bits_check(struct regmap *map,
576 unsigned int reg,
577 unsigned int mask, unsigned int val,
578 bool *change)
579{
580 WARN_ONCE(1, "regmap API is disabled");
581 return -EINVAL;
582}
583
584static inline int regmap_get_val_bytes(struct regmap *map)
585{
586 WARN_ONCE(1, "regmap API is disabled");
587 return -EINVAL;
588}
589
590static inline int regcache_sync(struct regmap *map)
591{
592 WARN_ONCE(1, "regmap API is disabled");
593 return -EINVAL;
594}
595
a313f9f5
MB
596static inline int regcache_sync_region(struct regmap *map, unsigned int min,
597 unsigned int max)
598{
599 WARN_ONCE(1, "regmap API is disabled");
600 return -EINVAL;
601}
602
697e85bc
MB
603static inline int regcache_drop_region(struct regmap *map, unsigned int min,
604 unsigned int max)
605{
606 WARN_ONCE(1, "regmap API is disabled");
607 return -EINVAL;
608}
609
9cde5fcd
MB
610static inline void regcache_cache_only(struct regmap *map, bool enable)
611{
612 WARN_ONCE(1, "regmap API is disabled");
613}
614
615static inline void regcache_cache_bypass(struct regmap *map, bool enable)
616{
617 WARN_ONCE(1, "regmap API is disabled");
618}
619
620static inline void regcache_mark_dirty(struct regmap *map)
621{
622 WARN_ONCE(1, "regmap API is disabled");
623}
624
0d509f2b
MB
625static inline void regmap_async_complete(struct regmap *map)
626{
627 WARN_ONCE(1, "regmap API is disabled");
628}
629
9cde5fcd
MB
630static inline int regmap_register_patch(struct regmap *map,
631 const struct reg_default *regs,
632 int num_regs)
633{
634 WARN_ONCE(1, "regmap API is disabled");
635 return -EINVAL;
636}
637
72b39f6f
MB
638static inline struct regmap *dev_get_regmap(struct device *dev,
639 const char *name)
640{
72b39f6f
MB
641 return NULL;
642}
643
9cde5fcd
MB
644#endif
645
b83a313b 646#endif