]> git.ipfire.org Git - people/ms/u-boot.git/blame - lib_ppc/board.c
Patch by Travis Sawyer, 30 Dec 2003:
[people/ms/u-boot.git] / lib_ppc / board.c
CommitLineData
fe8c2806 1/*
d4ca31c4 2 * (C) Copyright 2000-2004
fe8c2806
WD
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <watchdog.h>
26#include <command.h>
27#include <malloc.h>
28#include <devices.h>
fe8c2806
WD
29#ifdef CONFIG_8xx
30#include <mpc8xx.h>
31#endif
0db5bca8
WD
32#ifdef CONFIG_5xx
33#include <mpc5xx.h>
34#endif
945af8d7
WD
35#ifdef CONFIG_MPC5XXX
36#include <mpc5xxx.h>
37#endif
fe8c2806
WD
38#if (CONFIG_COMMANDS & CFG_CMD_IDE)
39#include <ide.h>
40#endif
41#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
42#include <scsi.h>
43#endif
44#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
45#include <kgdb.h>
46#endif
47#ifdef CONFIG_STATUS_LED
48#include <status_led.h>
49#endif
50#include <net.h>
fe8c2806 51#ifdef CFG_ALLOC_DPRAM
42d1f039 52#if !(defined(CONFIG_8260)||defined(CONFIG_MPC8560))
fe8c2806
WD
53#include <commproc.h>
54#endif
7aa78614 55#endif
fe8c2806
WD
56#include <version.h>
57#if defined(CONFIG_BAB7xx)
58#include <w83c553f.h>
59#endif
60#include <dtt.h>
61#if defined(CONFIG_POST)
62#include <post.h>
63#endif
56f94be3
WD
64#if defined(CONFIG_LOGBUFFER)
65#include <logbuff.h>
66#endif
42d1f039
WD
67#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
68#include <asm/cache.h>
69#endif
1c43771b
WD
70#ifdef CONFIG_PS2KBD
71#include <keyboard.h>
72#endif
fe8c2806
WD
73
74#if (CONFIG_COMMANDS & CFG_CMD_DOC)
75void doc_init (void);
76#endif
77#if defined(CONFIG_HARD_I2C) || \
78 defined(CONFIG_SOFT_I2C)
79#include <i2c.h>
80#endif
bedc4970
SR
81#if (CONFIG_COMMANDS & CFG_CMD_NAND)
82void nand_init (void);
83#endif
fe8c2806
WD
84
85static char *failed = "*** failed ***\n";
86
87#if defined(CONFIG_PCU_E) || defined(CONFIG_OXC)
88extern flash_info_t flash_info[];
89#endif
90
91#include <environment.h>
92
93#if ( ((CFG_ENV_ADDR+CFG_ENV_SIZE) < CFG_MONITOR_BASE) || \
94 (CFG_ENV_ADDR >= (CFG_MONITOR_BASE + CFG_MONITOR_LEN)) ) || \
95 defined(CFG_ENV_IS_IN_NVRAM)
96#define TOTAL_MALLOC_LEN (CFG_MALLOC_LEN + CFG_ENV_SIZE)
97#else
98#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
99#endif
100
3b57fe0a
WD
101extern ulong __init_end;
102extern ulong _end;
3b57fe0a
WD
103ulong monitor_flash_len;
104
8bde7f77
WD
105#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
106#include <bedbug/type.h>
107#endif
108
fe8c2806
WD
109/*
110 * Begin and End of memory area for malloc(), and current "brk"
111 */
112static ulong mem_malloc_start = 0;
113static ulong mem_malloc_end = 0;
114static ulong mem_malloc_brk = 0;
115
116/************************************************************************
117 * Utilities *
118 ************************************************************************
119 */
120
121/*
122 * The Malloc area is immediately below the monitor copy in DRAM
123 */
124static void mem_malloc_init (void)
125{
126 DECLARE_GLOBAL_DATA_PTR;
127
128 ulong dest_addr = CFG_MONITOR_BASE + gd->reloc_off;
129
130 mem_malloc_end = dest_addr;
131 mem_malloc_start = dest_addr - TOTAL_MALLOC_LEN;
132 mem_malloc_brk = mem_malloc_start;
133
134 memset ((void *) mem_malloc_start,
135 0,
136 mem_malloc_end - mem_malloc_start);
137}
138
139void *sbrk (ptrdiff_t increment)
140{
141 ulong old = mem_malloc_brk;
142 ulong new = old + increment;
143
144 if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
145 return (NULL);
146 }
147 mem_malloc_brk = new;
148 return ((void *) old);
149}
150
151char *strmhz (char *buf, long hz)
152{
153 long l, n;
154 long m;
155
156 n = hz / 1000000L;
157 l = sprintf (buf, "%ld", n);
158 m = (hz % 1000000L) / 1000L;
159 if (m != 0)
160 sprintf (buf + l, ".%03ld", m);
161 return (buf);
162}
163
fe8c2806
WD
164/*
165 * All attempts to come up with a "common" initialization sequence
166 * that works for all boards and architectures failed: some of the
167 * requirements are just _too_ different. To get rid of the resulting
168 * mess of board dependend #ifdef'ed code we now make the whole
169 * initialization sequence configurable to the user.
170 *
171 * The requirements for any new initalization function is simple: it
172 * receives a pointer to the "global data" structure as it's only
173 * argument, and returns an integer return code, where 0 means
174 * "continue" and != 0 means "fatal error, hang the system".
175 */
176typedef int (init_fnc_t) (void);
177
178/************************************************************************
179 * Init Utilities *
180 ************************************************************************
181 * Some of this code should be moved into the core functions,
182 * but let's get it working (again) first...
183 */
184
185static int init_baudrate (void)
186{
187 DECLARE_GLOBAL_DATA_PTR;
188
189 uchar tmp[64]; /* long enough for environment variables */
190 int i = getenv_r ("baudrate", tmp, sizeof (tmp));
191
192 gd->baudrate = (i > 0)
193 ? (int) simple_strtoul (tmp, NULL, 10)
194 : CONFIG_BAUDRATE;
fe8c2806
WD
195 return (0);
196}
197
198/***********************************************************************/
199
200static int init_func_ram (void)
201{
202 DECLARE_GLOBAL_DATA_PTR;
203
204#ifdef CONFIG_BOARD_TYPES
205 int board_type = gd->board_type;
206#else
207 int board_type = 0; /* use dummy arg */
208#endif
209 puts ("DRAM: ");
210
211 if ((gd->ram_size = initdram (board_type)) > 0) {
212 print_size (gd->ram_size, "\n");
213 return (0);
214 }
215 puts (failed);
216 return (1);
217}
218
219/***********************************************************************/
220
221#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
222static int init_func_i2c (void)
223{
224 puts ("I2C: ");
225 i2c_init (CFG_I2C_SPEED, CFG_I2C_SLAVE);
226 puts ("ready\n");
227 return (0);
228}
229#endif
230
231/***********************************************************************/
232
233#if defined(CONFIG_WATCHDOG)
234static int init_func_watchdog_init (void)
235{
236 puts (" Watchdog enabled\n");
237 WATCHDOG_RESET ();
238 return (0);
239}
240# define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
241
242static int init_func_watchdog_reset (void)
243{
244 WATCHDOG_RESET ();
245 return (0);
246}
247# define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
248#else
249# define INIT_FUNC_WATCHDOG_INIT /* undef */
250# define INIT_FUNC_WATCHDOG_RESET /* undef */
251#endif /* CONFIG_WATCHDOG */
252
253/************************************************************************
254 * Initialization sequence *
255 ************************************************************************
256 */
257
258init_fnc_t *init_sequence[] = {
259
c837dcb1
WD
260#if defined(CONFIG_BOARD_EARLY_INIT_F)
261 board_early_init_f,
fe8c2806 262#endif
c178d3da
WD
263
264#if !defined(CONFIG_TQM866M)
fe8c2806
WD
265 get_clocks, /* get CPU and bus clocks (etc.) */
266 init_timebase,
c178d3da 267#endif
fe8c2806 268#ifdef CFG_ALLOC_DPRAM
42d1f039 269#if !(defined(CONFIG_8260) || defined(CONFIG_MPC8560))
fe8c2806
WD
270 dpram_init,
271#endif
7aa78614 272#endif
fe8c2806
WD
273#if defined(CONFIG_BOARD_POSTCLK_INIT)
274 board_postclk_init,
275#endif
276 env_init,
c178d3da
WD
277#if defined(CONFIG_TQM866M)
278 get_clocks_866, /* get CPU and bus clocks according to the environment variable */
279 sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */
280 init_timebase,
281#endif
fe8c2806
WD
282 init_baudrate,
283 serial_init,
284 console_init_f,
285 display_options,
286#if defined(CONFIG_8260)
287 prt_8260_rsr,
288 prt_8260_clks,
289#endif /* CONFIG_8260 */
290 checkcpu,
945af8d7
WD
291#if defined(CONFIG_MPC5XXX)
292 prt_mpc5xxx_clks,
293#endif /* CONFIG_MPC5XXX */
fe8c2806
WD
294 checkboard,
295 INIT_FUNC_WATCHDOG_INIT
c837dcb1 296#if defined(CONFIG_MISC_INIT_F)
fe8c2806
WD
297 misc_init_f,
298#endif
299 INIT_FUNC_WATCHDOG_RESET
300#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
301 init_func_i2c,
302#endif
303#if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */
304 dtt_init,
4532cb69
WD
305#endif
306#ifdef CONFIG_POST
307 post_init_f,
fe8c2806
WD
308#endif
309 INIT_FUNC_WATCHDOG_RESET
310 init_func_ram,
311#if defined(CFG_DRAM_TEST)
312 testdram,
313#endif /* CFG_DRAM_TEST */
314 INIT_FUNC_WATCHDOG_RESET
315
316 NULL, /* Terminate this list */
317};
318
319/************************************************************************
320 *
321 * This is the first part of the initialization sequence that is
322 * implemented in C, but still running from ROM.
323 *
324 * The main purpose is to provide a (serial) console interface as
325 * soon as possible (so we can see any error messages), and to
326 * initialize the RAM so that we can relocate the monitor code to
327 * RAM.
328 *
329 * Be aware of the restrictions: global data is read-only, BSS is not
330 * initialized, and stack space is limited to a few kB.
331 *
332 ************************************************************************
333 */
334
335void board_init_f (ulong bootflag)
336{
337 DECLARE_GLOBAL_DATA_PTR;
338
339 bd_t *bd;
340 ulong len, addr, addr_sp;
341 gd_t *id;
342 init_fnc_t **init_fnc_ptr;
343#ifdef CONFIG_PRAM
344 int i;
345 ulong reg;
346 uchar tmp[64]; /* long enough for environment variables */
347#endif
348
349 /* Pointer is writable since we allocated a register for it */
350 gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
351
42d1f039 352#if !(defined(CONFIG_8260) || defined(CONFIG_MPC8560))
fe8c2806
WD
353 /* Clear initial global data */
354 memset ((void *) gd, 0, sizeof (gd_t));
355#endif
356
357 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
358 if ((*init_fnc_ptr) () != 0) {
359 hang ();
360 }
361 }
362
363 /*
364 * Now that we have DRAM mapped and working, we can
365 * relocate the code and continue running from DRAM.
366 *
367 * Reserve memory at end of RAM for (top down in that order):
8bde7f77 368 * - kernel log buffer
fe8c2806
WD
369 * - protected RAM
370 * - LCD framebuffer
371 * - monitor code
372 * - board info struct
373 */
3b57fe0a 374 len = (ulong)&_end - CFG_MONITOR_BASE;
fe8c2806
WD
375
376#ifndef CONFIG_VERY_BIG_RAM
377 addr = CFG_SDRAM_BASE + gd->ram_size;
378#else
379 /* only allow stack below 256M */
380 addr = CFG_SDRAM_BASE +
381 (gd->ram_size > 256 << 20) ? 256 << 20 : gd->ram_size;
382#endif
383
228f29ac
WD
384#ifdef CONFIG_LOGBUFFER
385 /* reserve kernel log buffer */
386 addr -= (LOGBUFF_RESERVE);
9d2b18a0 387 debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr);
228f29ac
WD
388#endif
389
fe8c2806
WD
390#ifdef CONFIG_PRAM
391 /*
392 * reserve protected RAM
393 */
394 i = getenv_r ("pram", tmp, sizeof (tmp));
395 reg = (i > 0) ? simple_strtoul (tmp, NULL, 10) : CONFIG_PRAM;
396 addr -= (reg << 10); /* size is in kB */
9d2b18a0 397 debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
fe8c2806
WD
398#endif /* CONFIG_PRAM */
399
400 /* round down to next 4 kB limit */
401 addr &= ~(4096 - 1);
9d2b18a0 402 debug ("Top of RAM usable for U-Boot at: %08lx\n", addr);
fe8c2806
WD
403
404#ifdef CONFIG_LCD
405 /* reserve memory for LCD display (always full pages) */
406 addr = lcd_setmem (addr);
407 gd->fb_base = addr;
408#endif /* CONFIG_LCD */
409
410#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
411 /* reserve memory for video display (always full pages) */
412 addr = video_setmem (addr);
413 gd->fb_base = addr;
414#endif /* CONFIG_VIDEO */
415
416 /*
417 * reserve memory for U-Boot code, data & bss
682011ff 418 * round down to next 4 kB limit
fe8c2806
WD
419 */
420 addr -= len;
682011ff 421 addr &= ~(4096 - 1);
fe8c2806 422
9d2b18a0 423 debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
fe8c2806 424
c7de829c
WD
425#ifdef CONFIG_AMIGAONEG3SE
426 gd->relocaddr = addr;
427#endif
428
fe8c2806
WD
429 /*
430 * reserve memory for malloc() arena
431 */
432 addr_sp = addr - TOTAL_MALLOC_LEN;
9d2b18a0 433 debug ("Reserving %dk for malloc() at: %08lx\n",
fe8c2806 434 TOTAL_MALLOC_LEN >> 10, addr_sp);
fe8c2806
WD
435
436 /*
437 * (permanently) allocate a Board Info struct
438 * and a permanent copy of the "global" data
439 */
440 addr_sp -= sizeof (bd_t);
441 bd = (bd_t *) addr_sp;
442 gd->bd = bd;
9d2b18a0 443 debug ("Reserving %d Bytes for Board Info at: %08lx\n",
fe8c2806 444 sizeof (bd_t), addr_sp);
fe8c2806
WD
445 addr_sp -= sizeof (gd_t);
446 id = (gd_t *) addr_sp;
9d2b18a0 447 debug ("Reserving %d Bytes for Global Data at: %08lx\n",
fe8c2806 448 sizeof (gd_t), addr_sp);
fe8c2806
WD
449
450 /*
451 * Finally, we set up a new (bigger) stack.
452 *
453 * Leave some safety gap for SP, force alignment on 16 byte boundary
454 * Clear initial stack frame
455 */
456 addr_sp -= 16;
457 addr_sp &= ~0xF;
458 *((ulong *) addr_sp)-- = 0;
459 *((ulong *) addr_sp)-- = 0;
9d2b18a0 460 debug ("Stack Pointer at: %08lx\n", addr_sp);
fe8c2806
WD
461
462 /*
463 * Save local variables to board info struct
464 */
465
c837dcb1 466 bd->bi_memstart = CFG_SDRAM_BASE; /* start of DRAM memory */
fe8c2806
WD
467 bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */
468
469#ifdef CONFIG_IP860
c837dcb1
WD
470 bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */
471 bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */
fe8c2806 472#else
c837dcb1
WD
473 bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */
474 bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */
fe8c2806
WD
475#endif
476
42d1f039
WD
477#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
478 defined(CONFIG_E500)
fe8c2806
WD
479 bd->bi_immr_base = CFG_IMMR; /* base of IMMR register */
480#endif
945af8d7
WD
481#if defined(CONFIG_MPC5XXX)
482 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
483#endif
fe8c2806
WD
484
485 bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */
486
487 WATCHDOG_RESET ();
488 bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
489 bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
42d1f039 490#if defined(CONFIG_8260) || defined(CONFIG_MPC8560)
fe8c2806
WD
491 bd->bi_cpmfreq = gd->cpm_clk;
492 bd->bi_brgfreq = gd->brg_clk;
493 bd->bi_sccfreq = gd->scc_clk;
494 bd->bi_vco = gd->vco_out;
495#endif /* CONFIG_8260 */
945af8d7
WD
496#if defined(CONFIG_MPC5XXX)
497 bd->bi_ipbfreq = gd->ipb_clk;
498 bd->bi_pcifreq = gd->pci_clk;
499#endif /* CONFIG_MPC5XXX */
fe8c2806
WD
500 bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
501
502#ifdef CFG_EXTBDINFO
503 strncpy (bd->bi_s_version, "1.2", sizeof (bd->bi_s_version));
504 strncpy (bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version));
505
506 bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
507 bd->bi_plb_busfreq = gd->bus_clk;
bedc4970 508#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
fe8c2806 509 bd->bi_pci_busfreq = get_PCI_freq ();
5bb226e8
WD
510
511#ifdef CFG_OPB_FREQ
512 bd->bi_opbfreq = CFG_OPB_FREQ;
513#else
514 bd->bi_opbfreq = 50000000;
515#endif
516 bd->bi_iic_fast[0] = 0;
517 bd->bi_iic_fast[1] = 0;
fe8c2806
WD
518#endif
519#endif
520
9d2b18a0 521 debug ("New Stack Pointer is: %08lx\n", addr_sp);
fe8c2806
WD
522
523 WATCHDOG_RESET ();
524
525#ifdef CONFIG_POST
526 post_bootmode_init();
6dff5529 527 post_run (NULL, POST_ROM | post_bootmode_get(0));
fe8c2806
WD
528#endif
529
530 WATCHDOG_RESET();
531
27b207fd 532 memcpy (id, (void *)gd, sizeof (gd_t));
fe8c2806
WD
533
534 relocate_code (addr_sp, id, addr);
535
536 /* NOTREACHED - relocate_code() does not return */
537}
538
539
540/************************************************************************
541 *
542 * This is the next part if the initialization sequence: we are now
543 * running from RAM and have a "normal" C environment, i. e. global
544 * data can be written, BSS has been cleared, the stack size in not
545 * that critical any more, etc.
546 *
547 ************************************************************************
548 */
549
550void board_init_r (gd_t *id, ulong dest_addr)
551{
552 DECLARE_GLOBAL_DATA_PTR;
fe8c2806
WD
553 cmd_tbl_t *cmdtp;
554 char *s, *e;
555 bd_t *bd;
556 int i;
557 extern void malloc_bin_reloc (void);
558#ifndef CFG_ENV_IS_NOWHERE
559 extern char * env_name_spec;
560#endif
561
562#ifndef CFG_NO_FLASH
563 ulong flash_size;
564#endif
565
566 gd = id; /* initialize RAM version of global data */
567 bd = gd->bd;
568
569 gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
570
9d2b18a0 571 debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
fe8c2806
WD
572
573 WATCHDOG_RESET ();
574
c837dcb1
WD
575#if defined(CONFIG_BOARD_EARLY_INIT_R)
576 board_early_init_r ();
577#endif
578
fe8c2806 579 gd->reloc_off = dest_addr - CFG_MONITOR_BASE;
8bde7f77 580
3b57fe0a 581 monitor_flash_len = (ulong)&__init_end - dest_addr;
fe8c2806
WD
582
583 /*
584 * We have to relocate the command table manually
585 */
8bde7f77 586 for (cmdtp = &__u_boot_cmd_start; cmdtp != &__u_boot_cmd_end; cmdtp++) {
fe8c2806 587 ulong addr;
fe8c2806
WD
588 addr = (ulong) (cmdtp->cmd) + gd->reloc_off;
589#if 0
590 printf ("Command \"%s\": 0x%08lx => 0x%08lx\n",
591 cmdtp->name, (ulong) (cmdtp->cmd), addr);
592#endif
593 cmdtp->cmd =
594 (int (*)(struct cmd_tbl_s *, int, int, char *[]))addr;
595
596 addr = (ulong)(cmdtp->name) + gd->reloc_off;
597 cmdtp->name = (char *)addr;
598
599 if (cmdtp->usage) {
600 addr = (ulong)(cmdtp->usage) + gd->reloc_off;
601 cmdtp->usage = (char *)addr;
602 }
603#ifdef CFG_LONGHELP
604 if (cmdtp->help) {
605 addr = (ulong)(cmdtp->help) + gd->reloc_off;
606 cmdtp->help = (char *)addr;
607 }
608#endif
609 }
610 /* there are some other pointer constants we must deal with */
611#ifndef CFG_ENV_IS_NOWHERE
612 env_name_spec += gd->reloc_off;
613#endif
614
615 WATCHDOG_RESET ();
616
56f94be3 617#ifdef CONFIG_LOGBUFFER
228f29ac 618 logbuff_init_ptrs ();
56f94be3 619#endif
fe8c2806 620#ifdef CONFIG_POST
228f29ac 621 post_output_backlog ();
fe8c2806
WD
622 post_reloc ();
623#endif
624
625 WATCHDOG_RESET();
626
627#if defined(CONFIG_IP860) || defined(CONFIG_PCU_E) || defined (CONFIG_FLAGADM)
628 icache_enable (); /* it's time to enable the instruction cache */
629#endif
630
42d1f039 631#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
c837dcb1 632 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
42d1f039
WD
633#endif
634
3bac3513 635#if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45)
fe8c2806 636 /*
3bac3513
WD
637 * Do PCI configuration on BAB7xx and CPC45 _before_ the flash
638 * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus
639 * bridge there.
fe8c2806
WD
640 */
641 pci_init ();
3bac3513
WD
642#endif
643#if defined(CONFIG_BAB7xx)
fe8c2806
WD
644 /*
645 * Initialise the ISA bridge
646 */
647 initialise_w83c553f ();
648#endif
649
650 asm ("sync ; isync");
651
652 /*
653 * Setup trap handlers
654 */
655 trap_init (dest_addr);
656
657#if !defined(CFG_NO_FLASH)
658 puts ("FLASH: ");
659
660 if ((flash_size = flash_init ()) > 0) {
0cb61d7d 661# ifdef CFG_FLASH_CHECKSUM
fe8c2806
WD
662 print_size (flash_size, "");
663 /*
664 * Compute and print flash CRC if flashchecksum is set to 'y'
665 *
666 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
667 */
668 s = getenv ("flashchecksum");
669 if (s && (*s == 'y')) {
670 printf (" CRC: %08lX",
671 crc32 (0,
672 (const unsigned char *) CFG_FLASH_BASE,
673 flash_size)
674 );
675 }
676 putc ('\n');
0cb61d7d 677# else /* !CFG_FLASH_CHECKSUM */
fe8c2806 678 print_size (flash_size, "\n");
0cb61d7d 679# endif /* CFG_FLASH_CHECKSUM */
fe8c2806
WD
680 } else {
681 puts (failed);
682 hang ();
683 }
684
685 bd->bi_flashstart = CFG_FLASH_BASE; /* update start of FLASH memory */
686 bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */
0cb61d7d 687# if defined(CONFIG_PCU_E) || defined(CONFIG_OXC)
fe8c2806 688 bd->bi_flashoffset = 0;
0cb61d7d 689# elif CFG_MONITOR_BASE == CFG_FLASH_BASE
3b57fe0a 690 bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */
0cb61d7d 691# else
fe8c2806 692 bd->bi_flashoffset = 0;
0cb61d7d
WD
693# endif
694#else /* CFG_NO_FLASH */
fe8c2806
WD
695
696 bd->bi_flashsize = 0;
697 bd->bi_flashstart = 0;
698 bd->bi_flashoffset = 0;
699#endif /* !CFG_NO_FLASH */
700
701 WATCHDOG_RESET ();
702
703 /* initialize higher level parts of CPU like time base and timers */
704 cpu_init_r ();
705
706 WATCHDOG_RESET ();
707
708 /* initialize malloc() area */
709 mem_malloc_init ();
710 malloc_bin_reloc ();
711
712#ifdef CONFIG_SPI
713# if !defined(CFG_ENV_IS_IN_EEPROM)
714 spi_init_f ();
715# endif
716 spi_init_r ();
717#endif
718
719 /* relocate environment function pointers etc. */
720 env_relocate ();
721
722 /*
723 * Fill in missing fields of bd_info.
8bde7f77
WD
724 * We do this here, where we have "normal" access to the
725 * environment; we used to do this still running from ROM,
726 * where had to use getenv_r(), which can be pretty slow when
727 * the environment is in EEPROM.
fe8c2806
WD
728 */
729 s = getenv ("ethaddr");
730#if defined (CONFIG_MBX) || defined (CONFIG_RPXCLASSIC) || defined(CONFIG_IAD210)
731 if (s == NULL)
732 board_get_enetaddr (bd->bi_enetaddr);
733 else
734#endif
735 for (i = 0; i < 6; ++i) {
736 bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0;
737 if (s)
738 s = (*e) ? e + 1 : e;
739 }
740#ifdef CONFIG_HERMES
741 if ((gd->board_type >> 16) == 2)
742 bd->bi_ethspeed = gd->board_type & 0xFFFF;
743 else
744 bd->bi_ethspeed = 0xFFFF;
745#endif
746
747#ifdef CONFIG_NX823
748 load_sernum_ethaddr ();
749#endif
750
42d1f039 751#if defined(CFG_GT_6426x) || defined(CONFIG_PN62) || defined(CONFIG_PPCHAMELEONEVB) || \
ba56f625 752 defined(CONFIG_MPC8540ADS) || defined(CONFIG_MPC8560ADS) || defined(CONFIG_440_GX)
fe8c2806
WD
753 /* handle the 2nd ethernet address */
754
755 s = getenv ("eth1addr");
756
757 for (i = 0; i < 6; ++i) {
758 bd->bi_enet1addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
759 if (s)
760 s = (*e) ? e + 1 : e;
761 }
762#endif
ba56f625
WD
763#if defined(CFG_GT_6426x) || defined(CONFIG_MPC8540ADS) || defined(CONFIG_MPC8560ADS) || \
764 defined(CONFIG_440_GX)
fe8c2806
WD
765 /* handle the 3rd ethernet address */
766
767 s = getenv ("eth2addr");
ba56f625
WD
768#if defined(CONFIG_XPEDITE1K)
769 if (s == NULL)
770 board_get_enetaddr(bd->bi_enet2addr);
771 else
772#endif
fe8c2806
WD
773 for (i = 0; i < 6; ++i) {
774 bd->bi_enet2addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
775 if (s)
776 s = (*e) ? e + 1 : e;
777 }
778#endif
779
ba56f625
WD
780#if defined(CONFIG_440_GX)
781 /* handle 4th ethernet address */
782 s = getenv("eth3addr");
783#if defined(CONFIG_XPEDITE1K)
784 if (s == NULL)
785 board_get_enetaddr(bd->bi_enet3addr);
786 else
787#endif
788 for (i = 0; i < 6; ++i) {
789 bd->bi_enet3addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
790 if (s)
791 s = (*e) ? e + 1 : e;
792 }
793#endif
fe8c2806
WD
794
795#if defined(CONFIG_TQM8xxL) || defined(CONFIG_TQM8260) || \
796 defined(CONFIG_CCM)
797 load_sernum_ethaddr ();
798#endif
799 /* IP Address */
800 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
801
802 WATCHDOG_RESET ();
803
804#if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx)
805 /*
806 * Do pci configuration
807 */
808 pci_init ();
809#endif
810
811/** leave this here (after malloc(), environment and PCI are working) **/
812 /* Initialize devices */
813 devices_init ();
814
27b207fd
WD
815 /* Initialize the jump table for applications */
816 jumptable_init ();
fe8c2806
WD
817
818 /* Initialize the console (after the relocation and devices init) */
819 console_init_r ();
fe8c2806
WD
820
821#if defined(CONFIG_CCM) || \
822 defined(CONFIG_COGENT) || \
823 defined(CONFIG_CPCI405) || \
824 defined(CONFIG_EVB64260) || \
56f94be3 825 defined(CONFIG_KUP4K) || \
fe8c2806
WD
826 defined(CONFIG_LWMON) || \
827 defined(CONFIG_PCU_E) || \
828 defined(CONFIG_W7O) || \
829 defined(CONFIG_MISC_INIT_R)
830 /* miscellaneous platform dependent initialisations */
831 misc_init_r ();
832#endif
833
834#ifdef CONFIG_HERMES
835 if (bd->bi_ethspeed != 0xFFFF)
836 hermes_start_lxt980 ((int) bd->bi_ethspeed);
837#endif
838
839#if (CONFIG_COMMANDS & CFG_CMD_NET) && ( \
840 defined(CONFIG_CCM) || \
3bac3513 841 defined(CONFIG_ELPT860) || \
fe8c2806
WD
842 defined(CONFIG_EP8260) || \
843 defined(CONFIG_IP860) || \
844 defined(CONFIG_IVML24) || \
845 defined(CONFIG_IVMS8) || \
846 defined(CONFIG_LWMON) || \
847 defined(CONFIG_MPC8260ADS) || \
5d232d0e 848 defined(CONFIG_MPC8266ADS) || \
42d1f039 849 defined(CONFIG_MPC8560ADS) || \
fe8c2806
WD
850 defined(CONFIG_PCU_E) || \
851 defined(CONFIG_RPXSUPER) || \
852 defined(CONFIG_SPD823TS) )
853
854 WATCHDOG_RESET ();
9d2b18a0 855 debug ("Reset Ethernet PHY\n");
fe8c2806
WD
856 reset_phy ();
857#endif
858
859#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
860 WATCHDOG_RESET ();
861 puts ("KGDB: ");
862 kgdb_init ();
863#endif
864
9d2b18a0 865 debug ("U-Boot relocated to %08lx\n", dest_addr);
fe8c2806
WD
866
867 /*
868 * Enable Interrupts
869 */
870 interrupt_init ();
871
872 /* Must happen after interrupts are initialized since
873 * an irq handler gets installed
874 */
875#ifdef CONFIG_SERIAL_SOFTWARE_FIFO
876 serial_buffered_init();
877#endif
878
879#ifdef CONFIG_STATUS_LED
880 status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING);
881#endif
882
883 udelay (20);
884
885 set_timer (0);
886
887 /* Insert function pointers now that we have relocated the code */
888
889 /* Initialize from environment */
890 if ((s = getenv ("loadaddr")) != NULL) {
891 load_addr = simple_strtoul (s, NULL, 16);
892 }
893#if (CONFIG_COMMANDS & CFG_CMD_NET)
894 if ((s = getenv ("bootfile")) != NULL) {
895 copy_filename (BootFile, s, sizeof (BootFile));
896 }
897#endif /* CFG_CMD_NET */
898
899 WATCHDOG_RESET ();
900
901#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
902 WATCHDOG_RESET ();
903 puts ("SCSI: ");
904 scsi_init ();
905#endif
906
907#if (CONFIG_COMMANDS & CFG_CMD_DOC)
908 WATCHDOG_RESET ();
909 puts ("DOC: ");
910 doc_init ();
911#endif
912
bedc4970
SR
913#if (CONFIG_COMMANDS & CFG_CMD_NAND)
914 WATCHDOG_RESET ();
a43278a4 915 puts ("NAND:");
bedc4970
SR
916 nand_init(); /* go init the NAND */
917#endif
918
fe8c2806
WD
919#if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_NET_MULTI)
920 WATCHDOG_RESET ();
921 puts ("Net: ");
922 eth_initialize (bd);
923#endif
924
925#ifdef CONFIG_POST
6dff5529 926 post_run (NULL, POST_RAM | post_bootmode_get(0));
fe8c2806
WD
927#endif
928
929#if (CONFIG_COMMANDS & CFG_CMD_PCMCIA) && !(CONFIG_COMMANDS & CFG_CMD_IDE)
930 WATCHDOG_RESET ();
931 puts ("PCMCIA:");
932 pcmcia_init ();
933#endif
934
935#if (CONFIG_COMMANDS & CFG_CMD_IDE)
936 WATCHDOG_RESET ();
937# ifdef CONFIG_IDE_8xx_PCCARD
938 puts ("PCMCIA:");
939# else
940 puts ("IDE: ");
941#endif
942 ide_init ();
943#endif /* CFG_CMD_IDE */
944
945#ifdef CONFIG_LAST_STAGE_INIT
946 WATCHDOG_RESET ();
947 /*
948 * Some parts can be only initialized if all others (like
949 * Interrupts) are up and running (i.e. the PC-style ISA
950 * keyboard).
951 */
952 last_stage_init ();
953#endif
954
955#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
956 WATCHDOG_RESET ();
957 bedbug_init ();
958#endif
959
228f29ac 960#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
fe8c2806
WD
961 /*
962 * Export available size of memory for Linux,
963 * taking into account the protected RAM at top of memory
964 */
965 {
966 ulong pram;
fe8c2806 967 uchar memsz[32];
228f29ac
WD
968#ifdef CONFIG_PRAM
969 char *s;
fe8c2806
WD
970
971 if ((s = getenv ("pram")) != NULL) {
972 pram = simple_strtoul (s, NULL, 10);
973 } else {
974 pram = CONFIG_PRAM;
975 }
228f29ac
WD
976#else
977 pram=0;
978#endif
979#ifdef CONFIG_LOGBUFFER
980 /* Also take the logbuffer into account (pram is in kB) */
981 pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024;
982#endif
fe8c2806
WD
983 sprintf (memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
984 setenv ("mem", memsz);
985 }
986#endif
987
1c43771b
WD
988#ifdef CONFIG_PS2KBD
989 puts ("PS/2: ");
990 kbd_init();
991#endif
992
4532cb69
WD
993#ifdef CONFIG_MODEM_SUPPORT
994 {
995 extern int do_mdm_init;
996 do_mdm_init = gd->do_mdm_init;
997 }
998#endif
999
fe8c2806
WD
1000 /* Initialization complete - start the monitor */
1001
1002 /* main_loop() can return to retry autoboot, if so just run it again. */
1003 for (;;) {
1004 WATCHDOG_RESET ();
1005 main_loop ();
1006 }
1007
1008 /* NOTREACHED - no way out of command loop except booting */
1009}
1010
1011void hang (void)
1012{
1013 puts ("### ERROR ### Please RESET the board ###\n");
1014 for (;;);
1015}
1016
4532cb69
WD
1017#ifdef CONFIG_MODEM_SUPPORT
1018/* called from main loop (common/main.c) */
1019extern void dbg(const char *fmt, ...);
1020int mdm_init (void)
1021{
1022 char env_str[16];
1023 char *init_str;
1024 int i;
1025 extern char console_buffer[];
1026 static inline void mdm_readline(char *buf, int bufsiz);
1027 extern void enable_putc(void);
1028 extern int hwflow_onoff(int);
1029
1030 enable_putc(); /* enable serial_putc() */
1031
1032#ifdef CONFIG_HWFLOW
1033 init_str = getenv("mdm_flow_control");
1034 if (init_str && (strcmp(init_str, "rts/cts") == 0))
1035 hwflow_onoff (1);
1036 else
1037 hwflow_onoff(-1);
1038#endif
1039
1040 for (i = 1;;i++) {
1041 sprintf(env_str, "mdm_init%d", i);
1042 if ((init_str = getenv(env_str)) != NULL) {
1043 serial_puts(init_str);
1044 serial_puts("\n");
1045 for(;;) {
1046 mdm_readline(console_buffer, CFG_CBSIZE);
1047 dbg("ini%d: [%s]", i, console_buffer);
1048
1049 if ((strcmp(console_buffer, "OK") == 0) ||
1050 (strcmp(console_buffer, "ERROR") == 0)) {
1051 dbg("ini%d: cmd done", i);
1052 break;
1053 } else /* in case we are originating call ... */
1054 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1055 dbg("ini%d: connect", i);
1056 return 0;
1057 }
1058 }
1059 } else
1060 break; /* no init string - stop modem init */
1061
1062 udelay(100000);
1063 }
1064
1065 udelay(100000);
1066
1067 /* final stage - wait for connect */
1068 for(;i > 1;) { /* if 'i' > 1 - wait for connection
1069 message from modem */
1070 mdm_readline(console_buffer, CFG_CBSIZE);
1071 dbg("ini_f: [%s]", console_buffer);
1072 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1073 dbg("ini_f: connected");
1074 return 0;
1075 }
1076 }
1077
1078 return 0;
1079}
1080
1081/* 'inline' - We have to do it fast */
1082static inline void mdm_readline(char *buf, int bufsiz)
1083{
1084 char c;
1085 char *p;
1086 int n;
1087
1088 n = 0;
1089 p = buf;
1090 for(;;) {
1091 c = serial_getc();
1092
1093 /* dbg("(%c)", c); */
1094
1095 switch(c) {
1096 case '\r':
1097 break;
1098 case '\n':
1099 *p = '\0';
1100 return;
1101
1102 default:
1103 if(n++ > bufsiz) {
1104 *p = '\0';
1105 return; /* sanity check */
1106 }
1107 *p = c;
1108 p++;
1109 break;
1110 }
1111 }
1112}
1113#endif
1114
fe8c2806
WD
1115#if 0 /* We could use plain global data, but the resulting code is bigger */
1116/*
1117 * Pointer to initial global data area
1118 *
1119 * Here we initialize it.
1120 */
1121#undef XTRN_DECLARE_GLOBAL_DATA_PTR
1122#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
1123DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
1124#endif /* 0 */
1125
1126/************************************************************************/